W9412G2IB4 datasheet(4/50 Pages) WINBOND

Part #	W9412G2IB4

Description	Double Data Rate architecture; two data transfers per clock cycle

Download	50 Pages

Scroll/Zoom	100%

Manufacturer	WINBOND [Winbond]

Direct Link	http://www.winbond.com

Logo

4 / 50 page

W9412G2IB

Publication Release Date: Aug. 30, 2010

- 4 -

Revision A06

1. GENERAL DESCRIPTION

W9412G2IB is a CMOS Double Data Rate synchronous dynamic random access memory (DDR

SDRAM); organized as 1,048,576 words

× 4 banks × 32 bits. W9412G2IB delivers a data bandwidth of

up to 500M words per second (-4). To fully comply with the personal computer industrial standard,

W9412G2IB is sorted into following speed grades: -4, -5, -5I, -6 and -6I. The -4 is compliant to the

DDR500/CL3 or CL4 specification. The -5/-5I is compliant to the DDR400/CL3 specification (-5I grade

which is guaranteed to support -40°C ~ 85°C). The -6/-6I is compliant to the DDR333/CL2.5

specification (-6I grade which is guaranteed to support -40°C ~ 85°C).

All Input reference to the positive edge of CLK (except for DQ, DM and CKE). The timing reference

point for the differential clock is when the CLK and CLK signals cross during a transition. Write and

Read data are synchronized with the both edges of DQS (Data Strobe).

By having a programmable Mode Register, the system can change burst length, latency cycle,

interleave or sequential burst to maximize its performance. W9412G2IB is ideal for any high

performance applications.

2. FEATURES

•

2.5V

±0.2V Power Supply for DDR 333/400

•

2.5V

±0.1V Power Supply for DDR500

•

Up to 250 MHz Clock Frequency

•

Double Data Rate architecture; two data transfers per clock cycle

•

Differential clock inputs (CLK and CLK )

•

DQS is edge-aligned with data for Read; center-aligned with data for Write

•

CAS Latency: 2, 2.5, 3 and 4

•

Burst Length: 2, 4 and 8

•

Auto Refresh and Self Refresh

•

Precharged Power Down and Active Power Down

•

Write Data Mask

•

Write Latency = 1

•

15.6µS Refresh interval (4K/64 mS Refresh)

•

Maximum burst refresh cycle: 8

•

Interface: SSTL_2

•

Packaged in 144L LFBGA, using Lead free materials with RoHS compliant

Similar Part No. - W9412G2IB4

Manufacturer	Part #	Datasheet	Description
Winbond	W9412G2IB	832Kb / 50P	1M 횞 4 BANKS 횞 32 BITS GDDR SDRAM

More results

Similar Description - W9412G2IB4

Manufacturer	Part #	Datasheet	Description
Elite Semiconductor Mem...	M13S128324A-2M	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S5121632A-2S	705Kb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S2561616A-2S	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9412G6JH-5	1Mb / 53P	Double Data Rate architecture; two data transfers per clock cycle
Elite Semiconductor Mem...	M13S2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9751G6KB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Mem...	M13L32321A-2G	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W631GG6KB-15	3Mb / 158P	Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Mem...	M13L2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W972GG6JB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle

More results

W9412G2IB4 Datasheet(PDF) 4 Page - Winbond

W9412G2IB4 Datasheet(HTML) 4 Page - Winbond

Similar Part No. - W9412G2IB4

Similar Description - W9412G2IB4

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

Datasheet Download

Link URL