![]() |
Electronic Components Datasheet Search |
|
AB28F800B5T80 Datasheet(PDF) 24 Page - Intel Corporation |
|
|
AB28F800B5T80 Datasheet(HTML) 24 Page - Intel Corporation |
24 / 44 page ![]() 28F200B5, 28F004/400B5, 28F800B5 E 24 PRELIMINARY 3.3 Boot Block Locking The boot block family architecture features a hardware-lockable boot block so that the kernel code for the system can be kept secure while the parameter and main blocks are programmed and erased independently as necessary. Only the boot block can be locked independently from the other blocks. 3.3.1 VPP = VIL FOR COMPLETE PROTECTION For complete write protection of all blocks in the device, the VPP voltage can be held low. When VPP is below VPPLK, any program or erase operation will result in a error in the status register. 3.3.2 WP# = VIL FOR BOOT BLOCK LOCKING When WP# = VIL, the boot block is locked and any program or erase operation to the boot block will result in an error in the status register. All other blocks remain unlocked in this condition and can be programmed or erased normally. Note that this feature is overridden and the boot block unlocked when RP# = VHH. 3.3.3 RP# = VHH OR WP# = VIH FOR BOOT BLOCK UNLOCKING Two methods can be used to unlock the boot block: 1. WP# = VIH 2. RP# = VHH If both or either of these two conditions are met, the boot block will be unlocked and can be programmed or erased. The Write Proctection Truth Table, Table 9, clearly defines the write protection methods. 3.3.4 NOTE FOR 8-MBIT 44-PSOP PACKAGE The 8-Mbit in the 44-PSOP package does not have a WP# because no other pins were available for the 8-Mbit upgrade address. Thus, in this density- package combination only, VHH (12 V) on RP# is required to unlock the boot block and unlocking with a logic-level signal is not possible. If this unlocking functionality is required, and 12 V is not available in-system, please consider using the 48-TSOP package, which has a WP# pin and can be unlocked with a logic-level signal. All other density- package combinations have WP# pins. Table 9. Write Protection Truth Table VPP RP# WP# Write Protection Provided VIL X X All Blocks Locked ≥ V PPLK VIL X All Blocks Locked (Reset) ≥ V PPLK VHH X All Blocks Unlocked ≥ V PPLK VIH VIL Boot Block Locked ≥ V PPLK VIH VIH All Blocks Unlocked 4.0 DESIGN CONSIDERATIONS The following section discusses recommended design considerations which can improve the robustness of system designs using flash memory. 4.1 Power Consumption Intel flash components contain features designed to reduce power requirements. The following sections will detail how to take advantage of these features. 4.1.1 ACTIVE POWER Asserting CE# to a logic-low level and RP# to a logic-high level places the device in the active mode. Refer to the DC Characteristics table for ICCR current values. 4.1.2 AUTOMATIC POWER SAVINGS (APS) Automatic Power Savings (APS) provides low- power operation in active mode. Power Reduction Control (PRC) circuitry allows the device to put itself into a low current state when not being accessed. After data is read from the memory array, PRC logic controls the device’s power consumption by entering the APS mode where typical ICC current is less than 1 mA. The device stays in this static state with outputs valid until a new location is read. |
Similar Part No. - AB28F800B5T80 |
|
Similar Description - AB28F800B5T80 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |