![]() |
Electronic Components Datasheet Search |
|
CXD2724AQ-3 Datasheet(PDF) 19 Page - Sony Corporation |
|
|
CXD2724AQ-3 Datasheet(HTML) 19 Page - Sony Corporation |
19 / 65 page ![]() – 19 – CXD2724AQ-3 (4) Details of Communication Methods The definitions of signal timing required for control from the microcomputer are given below. (4)-1. Initializing the Microcomputer Interface The microcomputer interface must be initialized after resetting the IC. After resetting the IC (t1 ≥ 1/fs), input 16 SCK rising edges. After that, REDY goes Low within 4t + 50ns (t2), and initialization is completed when REDY goes High again. Set RVDT Low while inputting SCK. Note that the REDY Low time (t3) is a maximum of 1/fs. See the following page for the SCK restrictions. The same restrictions apply as during data transfer. When REDY goes Low due to initialization: • The SCK for the first transfer can rise. • The XLAT for the first transfer can fall. However, the XLAT for the first transfer must rise after REDY goes High. Fig. 5-2. Initialize Specifications RVDT XRST SCK REDY t1 16 rising edges t2 t3 Microcomputer interface can be used |
Similar Part No. - CXD2724AQ-3 |
|
Similar Description - CXD2724AQ-3 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |