Electronic Components Datasheet Search |
|
CXD2720Q-2 Datasheet(PDF) 25 Page - Sony Corporation |
|
|
CXD2720Q-2 Datasheet(HTML) 25 Page - Sony Corporation |
25 / 47 page – 25 – CXD2720Q-2 7. Setup Register When the setup register is selected for microcomputer interface transmission mode, the following settings are possible for serial audio interface and DAC. Data section bit Control When system reset is Low SQ23 to 12 SQ11 SQ10 SQ09 SQ08 SQ07 SQ06, 05 SQ04 SQ03 SQ02, 01 SQ00 Reserve bit LRCK format LRCK polarity selection BCK polarity selection relative to LRCK edge SI data list SI frontward/rearward truncation SI data word length SO data list SO frontward/rearward truncation SO data word length DAC forced mute Must be Low for setup register setting change 0: normal 1: IIS 0: Lch High 1: Lch Low 0: Falling edge 1: Rising edge 0: MSB first 1: LSB first (24-bit rearward truncation) 0: Frontward truncation (valid only for MSB first/24 bits/32 slots) 1: Rearward truncation SQ06 SQ05 0 0 : 16 bits 1 1 : 24 bits 0: MSB first 1: LSB first 0: Frontward truncation 1: Rearward truncation SQ02 SQ01 0 0 : 16 bits 0 1 : 18 bits 1 0 : 20 bits 1 1 : 24 bits 0: ON 1: OFF All Low Normal Lch High Falling edge MSB first Frontward truncation 16 bits LSB first Frontward truncation 16 bits ON Table 7-1. |
Similar Part No. - CXD2720Q-2 |
|
Similar Description - CXD2720Q-2 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |