 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
CXD2720Q-2 Datasheet(PDF) 23 Page - Sony Corporation |
|
|
|||||||||||||||||||||||||||||
CXD2720Q-2 Datasheet(HTML) 23 Page - Sony Corporation |
|
|
23 / 47 page  – 23 – CXD2720Q-2 (4)-2. Read First, address section and mode section data are transmitted synchronized to SCK, and XLAT is raised matched with this; the procedure until this point is the same as for write, so the description is omitted here. Read differs from write in that after XLAT rise, REDY falls within 3 t + 50ns (tLBD), and the microcomputer is informed of SV cycle waiting. At this time, the TRDT pin changes from high-impedance state to active state ( tLDN ≤ 3t + 80ns) simultaneously with REDY fall. When the read data is ready, the REDY pin changes from Low to High. When the data read out from the TRDT pin is made TR, and SCK falls ( tRSDP ≥ 20ns) when the REDY pin goes High, the first TR data is defined within 2 t + 70ns (tSDD). The microcomputer reads this data at SCK rise. The TR data is read in order from the LSB with 16 bits for the coefficient RAM and 24 bits for the setup register by adding SCK, the corresponding data is all read, and then read is completed. Next, the method for restarting transmission after read is completed is described. As in Case 1, there is a method for sending address section and mode section data consecutively after reading all of the 16- or 24-bit data. There should be 2 t + 40ns or more left between the SCK rise for the final data read and the next SCK rise ( tss), and this is established by the conditions tSWL ≥ 1t + 20ns and tSWH ≥ 1t + 20ns. Further, at this read REDY changes from High to Low, but it is prohibited for the XLAT for the next transmission to fall before this. If REDY = Low has been verified, XLAT can fall ( tLDR ≥ 20 ns). Also, while 16- or 24-bit data is being read from the TRDT pin, address and mode section data writing to the RVDT pin for the next transmission can be started. In Case 3, the final section of read data and the final data in the mode section overlap, and this allows shifting to the next transmission processing in the shortest possible time after data read. It is also possible to have data read and address and mode section write overlap partially, as shown in Case 2. |
Similar Part No. - CXD2720Q-2 |
|
Similar Description - CXD2720Q-2 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
