![]() |
Electronic Components Datasheet Search |
|
CXD2720Q-2 Datasheet(PDF) 13 Page - Sony Corporation |
|
|
CXD2720Q-2 Datasheet(HTML) 13 Page - Sony Corporation |
13 / 47 page ![]() – 13 – CXD2720Q-2 3. Input/Output Synchronization Circuit [Relevant pins] LRCK, XWO During normal operation, synchronization is performed automatically to input LRCK (in slave mode), and phase is matched with serial input data, but if there is a lot of jitter on LRCK, or during power input, synchronization may be impossible. In this case, forced synchronization can be done by making the XWO pin Low for 2/Fs or more. Forced synchronization operation is done by the timing of the second LRCK rising edge after the XWO pin is made Low. When synchronization is completed, return the XWO pin to High. 4. Reset Circuit [Relevant pins] XRST, XTLI, XTLO This LSI must be reset after power is turned ON. Reset is done by making the XRST pin Low for 1/Fs or more after supply voltage satisfies the recommended operating condition, and the crystal oscillator clock of the XTLI, XTLO pins or the external clock input from the XTLI pin is correctly applied. 5. Serial Audio Interface (SIF) [Relevant pins] SI, SO, BCK, LRCK, XS24, XMST Serial data is used for the external communication of the digital audio data. The CXD2720Q-2 has one system each for input and output, and each one inputs/outputs 2 channels of data at 1 sampling cycles. Either the 32-bit clock mode or 24-bit clock mode can be selected. In master mode, the 32-bit clock mode is fixed. (1) Pin Configuration The pins shown in the table below are assigned to SIF. Pin name SI SO BCK LRCK XS24 XMST I O I/O I/O I I Serial input; taken synchronized to BCK. Serial output; output synchronized to BCK. BCK input/output; either 32-bit clock mode (64fs) or 24-bit clock mode (48fs). BCK output supports 32-bit clock mode only. LRCK input/output (1fs). SI0 slot number (24/32) selection input. Low: 24-bit slot; High: 32-bit slot. Valid only in slave mode. Set High in master mode. BCK, LRCK master mode/slave mode switching input. Low: master mode; High: slave mode. I/O Function Table 5-1. Pin Configuration |
Similar Part No. - CXD2720Q-2 |
|
Similar Description - CXD2720Q-2 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |