Electronic Components Datasheet Search |
|
CDCM6208V1RGZT Datasheet(PDF) 65 Page - Texas Instruments |
|
|
CDCM6208V1RGZT Datasheet(HTML) 65 Page - Texas Instruments |
65 / 78 page CDCM6208 www.ti.com SCAS931A – MAY 2012 – REVISED JUNE 2012 Table 37. Register 18 (continued) BIT BIT NAME RELATED BLOCK DESCRIPTION/FUNCTION 13 RESERVED This bit must be set to 0 Output channel 7 fractional divider's 3-b pre-divider setting(this pre- divider is bypassed if Q18.9 = 0) 000 → Divide by 2 12:10 PRE_DIV_CH7[2:0] 001 → Divide by 3 111 → Divide by 1; (only for CDCM6208V1 with f VCO ≤ 2.4 GHz) All other combinations reserved Output channel 7 fractional divider enable: 0 → Disable, 1 → 9 EN_FRACDIV_CH7 Enable 8 LVCMOS_SLEW_CH7 Output channel 7 LVCMOS output slew: 0 → Normal, 1 → Slow Output channel 7 negative-side LVCMOS enable: 0 → Disable, 1 → 7 EN_LVCMOS_N_CH7 Enable (Negative side can only be enabled if positive side is Output Channel 7 enabled) Output channel 7 positive-side LVCMOS enable: 0 → Disable, 1 → 6 EN_LVCMOS_P_CH7 Enable 5 RESERVED This bit must be set to 0 Output channel 7 type selection:00 or 01 → LVDS, 10 → LVCMOS, 4:3 SEL_DRVR_CH7[2:0] 11 → HCSL Output channel 7 enable: 00 → Disable, 01 → Enable, 10 → Drive 2:1 EN_CH7[1:0] static low, 11 → Drive static high Output channel 7 Supply Voltage Selection: 0 → 1.8 V, 1 → 2.5/3.3 0 SUPPLY_CH7 (1) V (1) It is ok to power up the device with a 2.5 V/3.3 V supply while this bit is set to 0 and to update this bit thereafter. Table 38. Register 19 BIT BIT NAME RELATED BLOCK DESCRIPTION/FUNCTION 15 RESERVED This bit must be set to 0 14 RESERVED This bit must be set to 0 13 RESERVED This bit must be set to 0 12 RESERVED This bit must be set to 0 Output channel 7 8-b integer divider setting 11:4 OUTDIV7[7:0] (Divider value is register value +1) Output Channel 7 3:0 FRACDIV7[19:16] Output channel 7 20-b fractional divider setting, bits 19-16 Table 39. Register 20 BIT BIT NAME RELATED BLOCK DESCRIPTION/FUNCTION 15:0 FRACDIV7[15:0] Output Channel 7 Output channel 7 20-b fractional divider setting, bits 15-0 Table 40. Register 21 (Read Only) BIT BIT NAME RELATED BLOCK DESCRIPTION/FUNCTION 15 RESERVED This bit will read a 0 14 RESERVED This bit will read a 0 13 RESERVED This bit will read a 0 12 RESERVED This bit will read a 0 11 RESERVED This bit will read a 0 10 RESERVED This bit will read a 0 9 RESERVED This bit will read a 0 8 RESERVED This bit will read a 0 7 RESERVED This bit will read a 0 6 RESERVED This bit will read a 0 5 RESERVED This bit will read a 0 Copyright © 2012, Texas Instruments Incorporated Submit Documentation Feedback 65 Product Folder Link(s): CDCM6208 |
Similar Part No. - CDCM6208V1RGZT |
|
Similar Description - CDCM6208V1RGZT |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |