Electronic Components Datasheet Search |
|
CDCM6208V1RGZT Datasheet(PDF) 64 Page - Texas Instruments |
|
|
CDCM6208V1RGZT Datasheet(HTML) 64 Page - Texas Instruments |
64 / 78 page CDCM6208 SCAS931A – MAY 2012 – REVISED JUNE 2012 www.ti.com Table 34. Register 15 BIT BIT NAME RELATED BLOCK DESCRIPTION/FUNCTION 15 RESERVED This bit must be set to 0 14 RESERVED This bit must be set to 0 13 RESERVED This bit must be set to 0 Output channel 6 fractional divider's 3-b pre-divider setting(this pre- divider is bypassed if Q15.9 = 0) 000 → Divide by 2 12:10 PRE_DIV_CH6[2:0] 001 → Divide by 3 111 → Divide by 1; (only for CDCM6208V1 with fVCO ≤ 2.4GHz) All other combinations reserved Output channel 6 fractional divider enable: 9 EN_FRACDIV_CH6 0 → Disable 1 → Enable Output channel 6 LVCMOS output slew: 8 LVCMOS_SLEW_CH6 0 → Normal 1 → Slow Output channel 6 negative-side LVCMOS enable: 0 → Disable 7 EN_LVCMOS_N_CH6 1 → Enable (Negative side can only be enabled if positive side is enabled) Output Channel 6 Output channel 6 positive-side LVCMOS enable: 6 EN_LVCMOS_P_CH6 0 → Disable 1 → Enable 5 RESERVED This bit must be set to 0 Output channel 6 type selection: 00 or 01 → LVDS 4:3 SEL_DRVR_CH6[1:0] 10 → LVCMOS 11 → HCSL Output channel 6 enable: 00 → Disable 2:1 EN_CH6[1:0] 01 → Enable 10 → Drive static 0 11 → Drive static 1 Output channel 6 Supply Voltage Selection: 0 SUPPLY_CH6 (1) 0 → 1.8 V 1 → 2.5/3.3 V (1) It is ok to power up the device with a 2.5 V/3.3 V supply while this bit is set to 0 and to update this bit thereafter. Table 35. Register 16 BIT BIT NAME RELATED BLOCK DESCRIPTION/FUNCTION 15 RESERVED This bit must be set to 0 14 RESERVED This bit must be set to 0 13 RESERVED This bit must be set to 0 12 RESERVED This bit must be set to 0 Output channel 6 8-b integer divider setting 11:4 OUTDIV6[7:0] (Divider value is register value +1) Output Channel 6 3:0 FRACDIV6[19:16] Output channel 6 20-b fractional divider setting, bits 19-16 Table 36. Register 17 BIT BIT NAME RELATED BLOCK DESCRIPTION/FUNCTION 15:0 FRACDIV6[15:0] Output Channel 6 Output channel 6 20-b fractional divider setting, bits 15-0 Table 37. Register 18 BIT BIT NAME RELATED BLOCK DESCRIPTION/FUNCTION 15 RESERVED This bit must be set to 0 14 RESERVED This bit must be set to 0 64 Submit Documentation Feedback Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): CDCM6208 |
Similar Part No. - CDCM6208V1RGZT |
|
Similar Description - CDCM6208V1RGZT |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |