Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CDCM6208V1RGZT Datasheet(PDF) 59 Page - Texas Instruments

Click here to check the latest version.
Part # CDCM6208V1RGZT
Description  2:8 CLOCK GENERATOR, JITTER CLEANER WITH FRACTIONAL DIVIDERS
Download  78 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

CDCM6208V1RGZT Datasheet(HTML) 59 Page - Texas Instruments

Back Button CDCM6208V1RGZT Datasheet HTML 55Page - Texas Instruments CDCM6208V1RGZT Datasheet HTML 56Page - Texas Instruments CDCM6208V1RGZT Datasheet HTML 57Page - Texas Instruments CDCM6208V1RGZT Datasheet HTML 58Page - Texas Instruments CDCM6208V1RGZT Datasheet HTML 59Page - Texas Instruments CDCM6208V1RGZT Datasheet HTML 60Page - Texas Instruments CDCM6208V1RGZT Datasheet HTML 61Page - Texas Instruments CDCM6208V1RGZT Datasheet HTML 62Page - Texas Instruments CDCM6208V1RGZT Datasheet HTML 63Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 78 page
background image
CDCM6208
www.ti.com
SCAS931A – MAY 2012 – REVISED JUNE 2012
Table 22. Register 3 (continued)
BIT
BIT NAME
RELATED BLOCK
DESCRIPTION/FUNCTION
Output Channel Dividers Synchronization Enable:
5
SYNCN
Output Divider
0
→ Forces synchronization
1
→ Exits synchronization
PLL/VCO Calibration Enable:
4
ENCAL
PLL/VCO
0
→ Disable
1
→ Enable
PLL Prescaler 1 Integer Divider Selection:
00
→ Divide-by-4
01
→ Divide-by-5
3:2
PS_B[1:0]
PLL Prescaler Divider B
10
→ Divide-by-6
11
→ RESERVED
used for Y2, Y3, Y6, and Y7
PLL Prescaler 0 Integer Divider Selection:
00
→ Divide-by-4
01
→ Divide-by-5
1:0
PS_A[1:0]
PLL Prescaler Divider A
10
→ Divide-by-6
11
→ RESERVED
used in PLL feedback, Y0, Y1, Y4, and Y5
Table 23. Register 4
BIT
BIT NAME
RELATED BLOCK
DESCRIPTION/FUNCTION
Smart MUX Pulse Width Selection. This bit controls the Smart MUX
delay and waveform reshaping.
00
→ PLL Smart MUX Clock Delay and Reshape Disabled (default
15:14
SMUX_PW[1:0]
in all pin modes)
01
→ PLL Smart MUX Clock Delay Enable
10
→ PLL Smart MUX Clock Reshape Enable
11
→ PLL Smart MUX Clock Delay and Reshape Enable
Smart MUX Mode Selection:
Reference Input Smart
0
→ Auto select
MUX
13
SMUX_MODE_SEL
1
→ Manual select
Note: in Auto select mode, both input buffers must be enabled. Set
R4.5 = 1 and R4.2 = 1
Smart MUX Selection for PLL Reference:
0
→ Primary
12
SMUX_REF_SEL
1
→ Secondary (only if REF_SEL pin is high)
This bit is ignored when smartmux is set to auto select (e.g. R4.13 =
0). See Table 13 for details.
Primary Input (R) Divider Selection"
11:8
CLK_PRI_DIV[3:0]
Primary Input Divider
0000
→ Divide by 1
1111
→ Divide by 16
Secondary Input Buffer Type Selection:
00
→ CML
7:6
SEC_SELBUF[1:0]
01
→ LVDS
10
→ LVCMOS
Secondary Input
11
→ Crystal
Secondary input enable:
5
EN_SEC_CLK
0
→ Disable
1
→ Enable
Primary Input Buffer Type Selection:
00
→ CML
4:3
PRI_SELBUF[1:0]
01
→ LVDS
10
→ LVCMOS
Primary Input
11
→ LVCMOS
Primary input enable:
2
EN_PRI_CLK
0
→ Disable
1
→ Enable
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
59
Product Folder Link(s): CDCM6208


Similar Part No. - CDCM6208V1RGZT

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
CDCM6208V1RGZT TI1-CDCM6208V1RGZT Datasheet
2Mb / 92P
[Old version datasheet]   2:8 Clock Generator, Jitter Cleaner With Fractional Dividers
More results

Similar Description - CDCM6208V1RGZT

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
CDCM6208V1F TI1-CDCM6208V1F Datasheet
2Mb / 87P
[Old version datasheet]   2:8 Clock Generator, Jitter Cleaner with Fractional Dividers
CDCM6208 TI1-CDCM6208_14 Datasheet
2Mb / 89P
[Old version datasheet]   2:8 Clock Generator, Jitter Cleaner With Fractional Dividers
CDCM6208 TI1-CDCM6208_18 Datasheet
2Mb / 92P
[Old version datasheet]   2:8 Clock Generator, Jitter Cleaner With Fractional Dividers
CDCM6208V2G TI1-CDCM6208V2G Datasheet
2Mb / 88P
[Old version datasheet]   CDCM6208V2G 2:8 Clock Generator, Jitter Cleaner with Fractional Dividers
logo
Analog Devices
AD9523 AD-AD9523 Datasheet
1,011Kb / 60P
   Jitter Cleaner and Clock Generator
AD9524 AD-AD9524_15 Datasheet
973Kb / 56P
   Jitter Cleaner and Clock Generator
logo
Texas Instruments
CDCE62002 TI-CDCE62002 Datasheet
1Mb / 49P
[Old version datasheet]   Four Output Clock Generator/Jitter Cleaner With Integrated Dual VCOs
LMK04100 TI1-LMK04100 Datasheet
588Kb / 46P
[Old version datasheet]   Clock Jitter Cleaner with Cascaded PLLs
LMK04100 TI1-LMK04100_14 Datasheet
1Mb / 52P
[Old version datasheet]   Family Clock Jitter Cleaner
CDCE62005 TI-CDCE62005_10 Datasheet
2Mb / 80P
[Old version datasheet]   Five/Ten Output Clock Generator/Jitter Cleaner With Integrated Dual VCOs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com