w9412g2ib datasheet(28/50 Pages) WINBOND

Part #	W9412G2IB

Description	1M 횞 4 BANKS 횞 32 BITS GDDR SDRAM

Download	50 Pages

Scroll/Zoom	100%

Manufacturer	WINBOND [Winbond]

Direct Link	http://www.winbond.com

Logo

28 / 50 page

W9412G2IB

Publication Release Date: Aug. 30, 2010

- 28 -

Revision A06

9.6 AC Characteristics and Operating Condition

-4

-5/-5I

-6/-6I

SYM.

PARAMETER

MIN.

MAX.

MIN.

MAX.

MIN.

MAX.

UNIT NOTES

tRC

Active to Ref/Active Command Period

48

50

54

tRFC

Ref to Ref/Active Command Period

60

70

tRAS

Active to Precharge Command Period

40

70000

40

100000

42

100000

nS

tRCDRD

RAS to CAS delay for Read

5

4

3

tRCDWR

RAS

to CAS delay for Write

3

2

tCK

tRAP

Active to Read with Auto-precharge Enable

16

15

18

nS

tCCD

Read/Write(a) to Read/Write(b) Command

Period

1

tCK

tRP

Precharge to Active Command Period

16

15

18

tRRD

Active(a) to Active(b) Command Period

12

10

12

nS

tWR

Write Recovery Time

3

2

tDAL

Auto-precharge Write Recovery + Precharge

Time

-

tCK

18

CL = 2

-

7.5

12

7.5

12

CL = 2.5

-

6

12

6

12

CL = 3

4

12

5

12

6

12

tCK

CLK Cycle Time

CL = 4

4

12

-

tAC

Data Access Time from CLK, CLK

-0.6

0.6

-0.7

0.7

-0.7

0.7

tDQSCK

DQS Output Access Time from CLK, CLK

-0.6

0.6

-0.6

0.6

-0.6

0.6

16

tDQSQ

Data Strobe Edge to Output Data Edge Skew

-

0.4

-

0.4

nS

tCH

CLk High Level Width

0.45

0.55

0.45

0.55

0.45

0.55

tCL

CLK Low Level Width

0.45

0.55

0.45

0.55

0.45

0.55

tCK

11

tHP

CLK Half Period (minimum of actual tCH, tCL)

min

(tCL,tCH)

min,

(tCL,tCH)

min,

(tCL,tCH)

tQH

DQ Output Data Hold Time from DQS

tHP

-0.5

tHP

-0.5

tHP

-0.5

nS

tRPRE

DQS Read Preamble Time

0.9

1.1

0.9

1.1

0.9

1.1

tRPST

DQS Read Postamble Time

0.4

0.6

0.4

0.6

0.4

0.6

tCK

11

tDS

DQ and DM Setup Tim

0.4

tDH

DQ and DM Hold Time

0.4

tDIPW

DQ and DM Input Pulse Width (for each input)

1.75

nS

tDQSH

DQS Input High Pulse Width

0.4

0.6

0.4

0.6

0.4

0.6

tDQSL

DQS Input Low Pulse Width

0.4

0.6

0.4

0.6

0.4

0.6

tDSS

DQS Falling Edge to CLK Setup Time

0.2

tDSH

DQS Falling Edge Hold Time from CLK

0.2

tCK

11

tWPRES

Clock to DQS Write Preamble Set-up Time

0

nS

Similar Part No. - W9412G2IB

Manufacturer	Part #	Datasheet	Description
Winbond	W9412G2IB4	832Kb / 50P	Double Data Rate architecture; two data transfers per clock cycle

More results

Similar Description - W9412G2IB

Manufacturer	Part #	Datasheet	Description
Winbond	W9412G2CB	1Mb / 49P	1M 횞 4 BANKS 횞 32 BITS GDDR SDRAM
	W9864G6GH	1Mb / 43P	1M 횞 4 BANKS 횞 16 BITS SDRAM
	W9464G6IH	840Kb / 54P	1M 횞 4 BANKS 횞 16 BITS DDR SDRAM
	W9464G6IB	2Mb / 51P	1M 횞 4 BANKS 횞 16 BITS DDR SDRAM
	W9812G2GB	1Mb / 42P	1M 횞 4 BANKS 횞 32BITS SDRAM
	W9812G2IB	661Kb / 43P	1M 횞 4 BANKS 횞 32BITS SDRAM
	W9812G2IH	703Kb / 43P	1M 횞 4 BANKS 횞 32BIT SDRAM
	W9812G6JH	662Kb / 42P	2M 횞 4 BANKS 횞 16 BITS SDRAM
	W9825G6DH	1Mb / 44P	4M 횞 4 BANKS 횞 16 BITS SDRAM
	W9812G6IH	665Kb / 42P	2M 횞 4 BANKS 횞 16 BITS SDRAM

More results

W9412G2IB Datasheet(PDF) 28 Page - Winbond

W9412G2IB Datasheet(HTML) 28 Page - Winbond

Similar Part No. - W9412G2IB

Similar Description - W9412G2IB

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

Datasheet Download

Link URL