Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

LH543601 Datasheet(PDF) 12 Page - Sharp Corporation

Part # LH543601
Description  256 x 36 x 2 Bidirectional FIFO
Download  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SHARP [Sharp Corporation]
Direct Link  http://sharp-world.com/
Logo SHARP - Sharp Corporation

LH543601 Datasheet(HTML) 12 Page - Sharp Corporation

Back Button LH543601 Datasheet HTML 8Page - Sharp Corporation LH543601 Datasheet HTML 9Page - Sharp Corporation LH543601 Datasheet HTML 10Page - Sharp Corporation LH543601 Datasheet HTML 11Page - Sharp Corporation LH543601 Datasheet HTML 12Page - Sharp Corporation LH543601 Datasheet HTML 13Page - Sharp Corporation LH543601 Datasheet HTML 14Page - Sharp Corporation LH543601 Datasheet HTML 15Page - Sharp Corporation LH543601 Datasheet HTML 16Page - Sharp Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 43 page
background image
chronized predictor of the Almost-Full Flag AF for write
operations, or as a synchronized predictor of the Almost-
Empty Flag AE for read operations.
Outside the ‘almost-full’ region and the ‘almost-empty’
region, ACKA/B remains continuously HIGH whenever
REQA/B is held continuously HIGH. Within the ‘almost-full’
region or the ‘almost-empty’ region, ACKA/B occurs only
on every
third cycle, to prevent an overrun of the FIFO’s
actual full or empty boundaries and to ensure that the tFWL
(first write latency) and tFRL (first read latency) specifica-
tions are satisfied before ACKA/B is received.
The ‘almost-full region’ is defined as ‘that region, where
the Almost-Full Flag is being asserted’; and the ‘almost-
empty region’ as ‘that region, where the Almost-Empty
Flag is being asserted.’ Thus, the extent of these ‘almost’
regions depends on how the system has programmed the
offset values for the Almost-Full Flags and the Almost-
Empty Flags. If the system has
not programmed them,
then these offset values remain at their default values,
eight in each case.
If a write attempt is unsuccessful because the corre-
sponding FIFO is full, or if a read attempt is unsuccessful
because the corresponding FIFO is empty, ACKA/B is not
asserted in response to REQA/B.
If the REQ/ACK handshake is not used, then the
REQA/B input may be used as a second enable input, at
a possible minor loss in maximum operating speed. In this
case, the ACKA/B output may be ignored.
WARNING: Whether or not the REQ/ACK handshake is
being used, the REQA/B input for a port must be asserted
for that port to function at all – for FIFO, mailbox, or
data-bypass operation.
Data Retransmit
A retransmit operation resets the read-address pointer of
the corresponding FIFO (#1 or #2) back to the first FIFO
physical memory location, so that data may be reread. The
write pointer is not affected. The status flags are updated;
and a block of up to 256 data words, which previously had
been written into and read from a FIFO, can be retrieved.
The block to be retransmitted is bounded by the first FIFO
memory location, and the FIFO memory location addressed
by the write pointer. FIFO #1 retransmit is initiated by
strobing the RT1 pin LOW. FIFO #2 retransmit is initiated by
strobing the RT2 pin LOW. Read and write operations to a
FIFO should be stopped while the corresponding Retrans-
mit signal is being asserted.
Parity Checking
The Parity Check Flags, PFA and PFB, are asserted
(LOW) whenever there is a parity error in the data word
present on the Port A data bus or the Port B data bus
respectively. The inputs to the parity-evaluation logic
come directly (via isolation transistors) from the data-bus
bonding
pads, in each case. Thus, PFA and PFB provide
parity-error indications for whatever 36-bit words are
present at Port A and Port B respectively, regardless of
whether those words originated within the LH543601 or
in the external system.
The four bytes of a 36-bit data word are grouped as D0
D8, D9 – D17, D18 – D26, and D27 – D35. The parity of each
nine-bit byte is individually checked, and the four single-bit
parity indications are logically inclusive-ORed and inverted,
to produce the Parity-Flag output. Parity checking is initial-
ized for odd parity at reset, but can be reprogrammed for
even parity or for odd parity during operation. Control-Reg-
ister bit 00 (zero) selects the parity mode, odd or even.
(See Table 3.)
All nine bits of each byte are treated alike by the parity
logic. The byte parity over the nine bits is compared with
the Parity Mode bit in the Control Register, to generate a
byte-parity-error indication. Then, the four byte-parity-
error signals are NORed together, to compute the asser-
tive-LOW parity-flag value.
Word-Width Selection on Port B
The word width of data access on Port B is selected
by the WS0 and WS1 control inputs. WS0 and WS1 both
are tied HIGH for 36-bit access; they both are tied LOW
for single-byte access. For double-byte access, WS0 is
tied HIGH and WS1 is tied LOW. (See Table 2.)
In the single-byte-access or double-byte-access modes,
FIFO write operations on Port B essentially pack the data to
form 36-bit words, as viewed from Port A. Similarly, single-
byte or double-byte FIFO read operations on Port B essen-
tially unpack 36-bit words through a series of shift
operations. FIFO status flags are updated following the last
access which forms a complete 36-bit transfer.
Since the values for each status flag are computed by
logic directly associated with one of the two FIFO-memory
arrays, and not by logic associated with Port B,
the flag
values reflect the array fullness situation in terms of com-
plete 36-bit words, and not in terms of bytes or double bytes.
However, there is no such restriction for switching from
writing to reading, or from reading to writing, at Port B. As
long as tRWS, tDS, and tA are satisfied, R/WB may change
state after
any single-byte or double-byte access, and not
only after a full 36-bit-word access.
Also, the word-width-matching feature continues to
operate properly in ‘loopback’ mode.
Note that the programmable word-width-matching fea-
ture is
only supported for FIFO accesses. Mailbox and
Data Bypass operations do
not support word-width
matching between Port A and Port B. Tables 2, 3, and 4,
and Figures 6a, 6b, 7a, and 7b summarize word-width
selection for Port B.
Table 2. Port B Word-Width Selection
WS1
WS0
PORT B DATA WIDTH
H
H
36-Bit
H
L
(Reserved)
L
H
18-Bit
L
L
9-Bit
OPERATIONAL DESCRIPTION (cont’d)
LH543601
256
× 36 × 2 Bidirectional FIFO
12


Similar Part No. - LH543601

ManufacturerPart #DatasheetDescription
logo
Sharp Corporation
LH543611 SHARP-LH543611 Datasheet
475Kb / 57P
512 x 36 x 2 / 1024 x 36 x 2 Synchronous Bidirectional FIFO
LH543620 SHARP-LH543620 Datasheet
269Kb / 38P
1024 x 36 Synchronous FIFO
LH543621 SHARP-LH543621 Datasheet
475Kb / 57P
512 x 36 x 2 / 1024 x 36 x 2 Synchronous Bidirectional FIFO
More results

Similar Description - LH543601

ManufacturerPart #DatasheetDescription
logo
Sharp Corporation
LH5420 SHARP-LH5420 Datasheet
2Mb / 35P
256 x 36 x 2 Bidirectional FIFO
LH543611 SHARP-LH543611 Datasheet
475Kb / 57P
512 x 36 x 2 / 1024 x 36 x 2 Synchronous Bidirectional FIFO
logo
Integrated Device Techn...
IDT723622 IDT-IDT723622 Datasheet
294Kb / 26P
CMOS SyncBiFIFOO 256 x 36 x 2, 512 x 36 x 2, 1024 x 36 x 2
logo
Renesas Technology Corp
IDT723622 RENESAS-IDT723622 Datasheet
370Kb / 25P
CMOS SyncBiFIFOTM 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2
FEBRUARY 2015
logo
Integrated Device Techn...
IDT72V3622 IDT-IDT72V3622 Datasheet
217Kb / 29P
3.3 VOLT CMOS SyncBiFIFO 256 x 36 x 2 512 x 36 x 2 1,024 x 36 x 2
logo
Renesas Technology Corp
IDT72V3622 RENESAS-IDT72V3622 Datasheet
385Kb / 30P
3.3 VOLT CMOS SyncBiFIFOTM 256 x 36 x 2 512 x 36 x 2 1,024 x 36 x 2
FEBRUARY 2015
logo
Integrated Device Techn...
IDT72V3624 IDT-IDT72V3624 Datasheet
362Kb / 34P
3.3 VOLT CMOS SyncBiFIFO WITH BUS-MATCHING 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2
logo
Renesas Technology Corp
IDT723626 RENESAS-IDT723626 Datasheet
404Kb / 36P
CMOS TRIPLE BUS SyncFIFOTM WITH BUS-MATCHING 256 x 36 x 2, 512 x 36 x 2 1,024 x 36 x 2
MARCH 2018
IDT72V3624 RENESAS-IDT72V3624 Datasheet
446Kb / 35P
3.3 VOLT CMOS SyncBiFIFOTM WITH BUS-MATCHING 256 x 36 x 2 1,024 x 36 x 2
MARCH 2018
IDT72V3626 RENESAS-IDT72V3626 Datasheet
742Kb / 37P
3.3 VOLT CMOS TRIPLE BUS SyncFIFOTM WITH BUS-MATCHING 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2
FEBRUARY 2009
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com