Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

LH543601 Datasheet(PDF) 10 Page - Sharp Corporation

Part # LH543601
Description  256 x 36 x 2 Bidirectional FIFO
Download  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SHARP [Sharp Corporation]
Direct Link  http://sharp-world.com/
Logo SHARP - Sharp Corporation

LH543601 Datasheet(HTML) 10 Page - Sharp Corporation

Back Button LH543601 Datasheet HTML 6Page - Sharp Corporation LH543601 Datasheet HTML 7Page - Sharp Corporation LH543601 Datasheet HTML 8Page - Sharp Corporation LH543601 Datasheet HTML 9Page - Sharp Corporation LH543601 Datasheet HTML 10Page - Sharp Corporation LH543601 Datasheet HTML 11Page - Sharp Corporation LH543601 Datasheet HTML 12Page - Sharp Corporation LH543601 Datasheet HTML 13Page - Sharp Corporation LH543601 Datasheet HTML 14Page - Sharp Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 43 page
background image
OPERATIONAL DESCRIPTION
Reset
The device is reset whenever the asynchronous Reset
(RS) input is taken LOW, and at least one rising edge and
one falling edge of both CKA and CKB occur while RS is
LOW. A reset operation is required after power-up, before
the first write operation may occur. The LH543601 is fully
ready for operation after being reset. No device program-
ming is required if the default states described below are
acceptable.
A reset operation initializes the read-address and
write-address pointers for FIFO #1 and FIFO #2 to those
FIFO’s first physical memory locations. If the respective
outputs are enabled, the initial contents of these first
locations appear at the outputs. FIFO and mailbox status
flags are updated to indicate an empty condition. In
addition, the programmable-status-flag offset values are
initialized to eight. Thus, the AE1/AE2 flags get asserted
within eight locations of an empty condition, and the
AF1/AF2 flags likewise get asserted within eight locations
of a full condition, for FIFO #1/FIFO #2 respectively.
Bypass Operation
During reset (whenever RS is LOW) the device acts
as a registered transceiver, bypassing the internal FIFO
memories. Port A acts as the master port. A write or read
operation on Port A during reset transfers data directly to
or from Port B. Port B is considered to be the slave, and
cannot perform write or read operations independently on
its own during reset.
The direction of the bypass data transmission is deter-
mined by th R/WA control input, which does not get
overridden by the RS input. Here, a ‘write’ operation
means passing data from Port A to Port B, and a ‘read’
operation means passing data from Port B to Port A.
The bypass capability may be used to pass initializa-
tion or configuration data directly between a master proc-
essor and a peripheral device during reset.
Address Modes
Address pins select the device resource to be
accessed by each port. Port A has three resource-regis-
ter-select inputs, A0A, A1A, and A2A, which select between
FIFO access, mailbox-register access, control-register
access (write only), and programmable flag-offset-value-
register access. Port B has a single address input, A0B,
to select between FIFO access or mailbox-register ac-
cess.
The status of the resource-register-select inputs is
sampled at the rising edge of an enabled clock (CKA or
CKB). Resource-register select-input address definitions
are summarized in Table 1.
FIFO Write
Port A writes to FIFO #1, and Port B writes to FIFO #2.
A write operation is initiated on the rising edge of a clock
(CKA or CKB) whenever: the appropriate enable (ENA or
ENB) is held HIGH; the appropriate request (REQA or
REQB) is held HIGH; the appropriate Read/Write control
(R/WA or R/WB) is held LOW; the FIFO address is
selected for the address inputs (A2A – A0A or A0B); and
the prescribed setup times and hold times are observed
for all of these signals. Setup times and hold times must
also be observed on the data-bus pins (D0A – D35A or
D0B – D35B).
Normally, the appropriate Output Enable signal (OEA
or OEB) is HIGH, to disable the outputs at that port, so
that the data word present on the bus from external
sources gets stored. However, a ‘loopback’ mode of
operation also is possible, in which the data word supplied
by the outputs of one internal FIFO is ‘turned around’ at
the port and read back into the other FIFO. In this mode,
the outputs at the port are not disabled. To remain within
specification for all timing parameters, the Clock Cycle
Frequency must be reduced slightly below the value
which otherwise would be permissible for that speed
grade of LH543601.
When a FIFO full condition is reached, write operations
are locked out. Following the first read operation from a
full FIFO, another memory location is freed up, and the
corresponding Full Flag is deasserted (FF = HIGH). The
first write operation should begin no earlier than a First
Write Latency (tFWL) after the first read operation from a
full FIFO, to ensure that correct read data are retrieved.
FIFO Read
Port Areads from FIFO #2, and Port B reads from FIFO
#1. A read operation is initiated on the rising edge of
a clock (CKA or CKB) whenever: the appropriate enable
(ENA or ENB) is held HIGH; the appropriate request
(REQA or REQB) is held HIGH; the appropri ate
Read/Write control (R/WA or R/WB) is held HIGH;
the FIFO address is selected for the address inputs
(A2A – A0A or A0B); and the prescribed setup times and
hold times are observed for all of these signals. Read data
Table 1. Resource-Register Addresses
A2A
A1A
A0A
RESOURCE
PORT A
HHH
FIFO
HH
L
Mailbox
HL
H
AF2, AE2, AF1, AE1 Flag Offsets
Register (36-Bit Mode)
HL
L
Control Register (Parity Mode)
LH
H
AE1 Flag Offset Register
LH
L
AF1 Flag Offset Register
LL
H
AE2 Flag Offset Register
LL
L
AF2 Flag Offset Register
A0B
RESOURCE
PORT B
H
FIFO
L
Mailbox
LH543601
256
× 36 × 2 Bidirectional FIFO
10


Similar Part No. - LH543601

ManufacturerPart #DatasheetDescription
logo
Sharp Corporation
LH543611 SHARP-LH543611 Datasheet
475Kb / 57P
   512 x 36 x 2 / 1024 x 36 x 2 Synchronous Bidirectional FIFO
LH543620 SHARP-LH543620 Datasheet
269Kb / 38P
   1024 x 36 Synchronous FIFO
LH543621 SHARP-LH543621 Datasheet
475Kb / 57P
   512 x 36 x 2 / 1024 x 36 x 2 Synchronous Bidirectional FIFO
More results

Similar Description - LH543601

ManufacturerPart #DatasheetDescription
logo
Sharp Corporation
LH5420 SHARP-LH5420 Datasheet
2Mb / 35P
   256 x 36 x 2 Bidirectional FIFO
LH543611 SHARP-LH543611 Datasheet
475Kb / 57P
   512 x 36 x 2 / 1024 x 36 x 2 Synchronous Bidirectional FIFO
logo
Integrated Device Techn...
IDT723622 IDT-IDT723622 Datasheet
294Kb / 26P
   CMOS SyncBiFIFOO 256 x 36 x 2, 512 x 36 x 2, 1024 x 36 x 2
logo
Renesas Technology Corp
IDT723622 RENESAS-IDT723622 Datasheet
370Kb / 25P
   CMOS SyncBiFIFOTM 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2
FEBRUARY 2015
logo
Integrated Device Techn...
IDT72V3622 IDT-IDT72V3622 Datasheet
217Kb / 29P
   3.3 VOLT CMOS SyncBiFIFO 256 x 36 x 2 512 x 36 x 2 1,024 x 36 x 2
logo
Renesas Technology Corp
IDT72V3622 RENESAS-IDT72V3622 Datasheet
385Kb / 30P
   3.3 VOLT CMOS SyncBiFIFOTM 256 x 36 x 2 512 x 36 x 2 1,024 x 36 x 2
FEBRUARY 2015
logo
Integrated Device Techn...
IDT72V3624 IDT-IDT72V3624 Datasheet
362Kb / 34P
   3.3 VOLT CMOS SyncBiFIFO WITH BUS-MATCHING 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2
logo
Renesas Technology Corp
IDT723626 RENESAS-IDT723626 Datasheet
404Kb / 36P
   CMOS TRIPLE BUS SyncFIFOTM WITH BUS-MATCHING 256 x 36 x 2, 512 x 36 x 2 1,024 x 36 x 2
MARCH 2018
IDT72V3624 RENESAS-IDT72V3624 Datasheet
446Kb / 35P
   3.3 VOLT CMOS SyncBiFIFOTM WITH BUS-MATCHING 256 x 36 x 2 1,024 x 36 x 2
MARCH 2018
IDT72V3626 RENESAS-IDT72V3626 Datasheet
742Kb / 37P
   3.3 VOLT CMOS TRIPLE BUS SyncFIFOTM WITH BUS-MATCHING 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2
FEBRUARY 2009
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com