Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

LH540215 Datasheet(PDF) 7 Page - Sharp Corporation

Part # LH540215
Description  512 x 18 / 1024 x 18 Synchronous FIFO
Download  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SHARP [Sharp Corporation]
Direct Link  http://sharp-world.com/
Logo SHARP - Sharp Corporation

LH540215 Datasheet(HTML) 7 Page - Sharp Corporation

Back Button LH540215 Datasheet HTML 3Page - Sharp Corporation LH540215 Datasheet HTML 4Page - Sharp Corporation LH540215 Datasheet HTML 5Page - Sharp Corporation LH540215 Datasheet HTML 6Page - Sharp Corporation LH540215 Datasheet HTML 7Page - Sharp Corporation LH540215 Datasheet HTML 8Page - Sharp Corporation LH540215 Datasheet HTML 9Page - Sharp Corporation LH540215 Datasheet HTML 10Page - Sharp Corporation LH540215 Datasheet HTML 11Page - Sharp Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 48 page
background image
PIN DESCRIPTIONS (cont’d)
PIN
NAME
PIN
TYPE
1
DESCRIPTION
LD
Load
I
When LD is LOW, the data word on D0 – D17 (the data inputs) is written into a
programmable-flag-offset register,
or into the Control Register (when in the
Enhanced Operating Mode), on the LOW-to-HIGH transition of WCLK, whenever
WEN is LOW. (See Table 3.) Also, when LD is LOW, a word is read to Q0 – Q17 (the
data outputs) from the offset registers
and/or the Control Register (when in the
Enhanced Operating Mode) on the LOW-to-HIGH transition of RCLK, whenever
REN is LOW. (See again Table 3, and particularly the Notes following this table.)
When LD is HIGH, normal FIFO write and read operations are enabled.
FL
/RT
First Load/
Retransmit
I
In the standalone or paralleled configuration, FL/
RT should be LOW during a reset
operation. (See Tables 1 and 2.)
However, thereafter, in the standalone or
paralleled configuration, if FL is taken HIGH, it functions instead as RT
(Retransmit), and resets the FIFO’s internal read pointer to the first physical
location of the RAM array. Note that although Retransmit is an ‘enhanced’
feature, it is always available for a FIFO during standalone operation, whether
the FIFO is in IDT-Compatible Operating Mode or in Enhanced Operating
Mode; it is not regulated either by the Control Register or by the EMODE
control input. In IDT-compatible cascaded configuration, FL has an entirely
different function; it is grounded for the first FIFO device (the ‘master’ device or ‘first-
load’ device), and is set to HIGH for all other FIFO devices in the daisy chain. Thus,
the
Retransmit feature is not available for FIFOs operating in an IDT-compatible
cascaded configuration.
WXI
/WEN2
Write
Expansion
Input/
Write
Enable 2
I
This signal is dual-purpose; its functionality is determined during a reset operation,
according to its own state, and also according to the states of the three other
control inputs RXI
/REN2, FL/RT, and EMODE. (See Tables 1 and 2.) In the
standalone or paralleled configuration, WXI/
WEN2 is grounded. In the cascaded
configuration, WXI/
WEN2 is connected to WXO (Write Expansion Output) of the
previous device, and functions as WXI.
In the Enhanced Operating Mode,
WXI/WEN2 functions as a second write-enable signal, WEN2, which is ANDed
with WEN to produce an effective internal write-enable signal.
2
RXI
/REN2
Read
Expansion
Input/
Read
Enable 2
I
This signal is dual-purpose; its functionality is determined during a reset operation,
according to its own state, and also according to the states of the three other
control inputs WXI
/WEN2, FL/RT, and EMODE. (See Tables 1 and 2.) In the
standalone or paralleled configuration, RXI/
REN2 is grounded. In the cascaded
configuration, RXI/
REN2 is connected to RXO (Read Expansion Output) of the
previous device, and functions as RXI.
In the Enhanced Operating Mode,
RXI/REN2 functions as a second read-enable signal, REN2, which is ANDed
with REN – and perhaps also with OE, if Control-Register bit 05 is HIGH – to
produce an effective internal read-enable signal.
2
FF
Full Flag
O
When FF is LOW, the FIFO is full; further advancement of its internal write-address
pointer, and further data writes through its Data Inputs into its internal memory
array, are inhibited. When FF is HIGH, the FIFO is not full. FF is synchronized to
WCLK.
PAF
Programmable
Almost-Full Flag
O
When PAF is LOW, the FIFO is ‘almost full,’ based on the almost-full-offset value
programmed into the FIFO’s Almost-Full Offset Register. The default value of this
offset at reset is one-eighth of the total number of words in the FIFO-memory array,
minus one, measured from ‘full.’ (See Table 4.) In the IDT-Compatible Operating
Mode, PAF is asynchronous.
In the Enhanced Operating Mode, PAF is
synchronized to WCLK after a reset operation, according to the state of
Control Register bit 04. (See Table 5.)
NOTES:
1.
I = Input, O = Output, Z = High-Impedance, V = Power Voltage Level
2.
The ostensible differences in signal assertiveness are reconciled before ANDing.
BOLD ITALIC = Enhanced Operating Mode
512 x 18/1024 x 18 Synchronous FIFO
LH540215/25
7


Similar Part No. - LH540215

ManufacturerPart #DatasheetDescription
logo
Sharp Corporation
LH540202 SHARP-LH540202 Datasheet
156Kb / 18P
   CMOS 1024 x 9 Asynchronous FIFO
LH540203 SHARP-LH540203 Datasheet
156Kb / 17P
   CMOS 2048 x 9 Asynchronous FIFO
LH540203D SHARP-LH540203D Datasheet
156Kb / 17P
   CMOS 2048X9 ASYNCHRONOUS FIFO
LH540203D-15 SHARP-LH540203D-15 Datasheet
156Kb / 17P
   CMOS 2048X9 ASYNCHRONOUS FIFO
LH540203D-20 SHARP-LH540203D-20 Datasheet
156Kb / 17P
   CMOS 2048X9 ASYNCHRONOUS FIFO
More results

Similar Description - LH540215

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72511 IDT-IDT72511 Datasheet
434Kb / 28P
   PARALLEL BIDIRECTIONAL FIFO 512 x 18 & 1024 x 18
IDT72510 IDT-IDT72510 Datasheet
440Kb / 32P
   BUS-MATCHING BIDIRECTIONAL FIFO 512 x 18-BIT . 1024 x 9-BIT 1024 x 18-BIT . 2048 x 9-BIT
IDT72205LB IDT-IDT72205LB Datasheet
181Kb / 16P
   CMOS SyncFIFOO 256 x 18, 512 x 18, 1024 x 18, 2048 x 18 and 4096 x 18
logo
Sharp Corporation
LH543611 SHARP-LH543611 Datasheet
475Kb / 57P
   512 x 36 x 2 / 1024 x 36 x 2 Synchronous Bidirectional FIFO
logo
Texas Instruments
SN74V215 TI-SN74V215_06 Datasheet
590Kb / 43P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
SN74V215 TI-SN74V215_08 Datasheet
600Kb / 43P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
SN74V215 TI-SN74V215 Datasheet
555Kb / 40P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
logo
Sharp Corporation
LH543620 SHARP-LH543620 Datasheet
269Kb / 38P
   1024 x 36 Synchronous FIFO
logo
Integrated Device Techn...
IDT72V205 IDT-IDT72V205 Datasheet
214Kb / 25P
   3.3 VOLT CMOS SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18, and 4,096 x 18
logo
Cypress Semiconductor
CY7C4205 CYPRESS-CY7C4205_11 Datasheet
689Kb / 25P
   256/512/1K/4K x 18 Synchronous FIFOs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com