LH540215 datasheet(24/48 Pages) SHARP

24 / 48 page

tCLKH

tCLK

tCLKL

WCLK

Q0 - Q17

REN

RCLK

EF

VALID DATA OUT

tENS

tENH

NO OPERATION

tREF

tA

tOE

tOLZ

tOHZ

tSKEW2 (1)

OE

WEN

540215-7

NOTE:

1. tSKEW2 is the minimum time between a rising WCLK edge and a

rising RCLK edge for EF to change predictably during the current

clock cycle. If the time between the rising edge of WCLK and the

rising edge of RCLK is less than tSKEW2, then it is not guaranteed

that EF will change state until the next following RCLK edge.

Figure 8. Synchronous Read Operation

TIMING DIAGRAMS (cont’d)

LH540215/25

512 x 18/1024 x 18 Synchronous FIFO

24

Similar Part No. - LH540215

Manufacturer	Part #	Datasheet	Description
Integrated Device Techn...	IDT72511	434Kb / 28P	PARALLEL BIDIRECTIONAL FIFO 512 x 18 & 1024 x 18
	IDT72510	440Kb / 32P	BUS-MATCHING BIDIRECTIONAL FIFO 512 x 18-BIT . 1024 x 9-BIT 1024 x 18-BIT . 2048 x 9-BIT
	IDT72205LB	181Kb / 16P	CMOS SyncFIFOO 256 x 18, 512 x 18, 1024 x 18, 2048 x 18 and 4096 x 18
Sharp Corporation	LH543611	475Kb / 57P	512 x 36 x 2 / 1024 x 36 x 2 Synchronous Bidirectional FIFO
Texas Instruments	SN74V215	590Kb / 43P	512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
	SN74V215	600Kb / 43P	512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
	SN74V215	555Kb / 40P	512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
Sharp Corporation	LH543620	269Kb / 38P	1024 x 36 Synchronous FIFO
Integrated Device Techn...	IDT72V205	214Kb / 25P	3.3 VOLT CMOS SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18, and 4,096 x 18
Cypress Semiconductor	CY7C4205	689Kb / 25P	256/512/1K/4K x 18 Synchronous FIFOs