Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

LH540215 Datasheet(PDF) 2 Page - Sharp Corporation

Part # LH540215
Description  512 x 18 / 1024 x 18 Synchronous FIFO
Download  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SHARP [Sharp Corporation]
Direct Link  http://sharp-world.com/
Logo SHARP - Sharp Corporation

LH540215 Datasheet(HTML) 2 Page - Sharp Corporation

  LH540215 Datasheet HTML 1Page - Sharp Corporation LH540215 Datasheet HTML 2Page - Sharp Corporation LH540215 Datasheet HTML 3Page - Sharp Corporation LH540215 Datasheet HTML 4Page - Sharp Corporation LH540215 Datasheet HTML 5Page - Sharp Corporation LH540215 Datasheet HTML 6Page - Sharp Corporation LH540215 Datasheet HTML 7Page - Sharp Corporation LH540215 Datasheet HTML 8Page - Sharp Corporation LH540215 Datasheet HTML 9Page - Sharp Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 48 page
background image
FUNCTIONAL DESCRIPTION
NOTE: Throughout this data sheet, a
BOLD ITALIC type
font is used for all references to
Enhanced Operating
Mode features which do not function in IDT-Compatible
Operating Mode; and also for all references to the
re-
transmit facility (which is not an IDT72215B/25B FIFO
feature), even though it may be used – subject to some
restrictions – in either of these two operating modes.
Thus, readers interested only in using the LH540215/25
FIFOs in IDT-Compatible Operating Mode may skip over
BOLD ITALIC sections, if they wish.
The LH540215/25 parts are FIFO (First-In, First-Out)
memory devices, based on fully-static CMOS dual-port
SRAM technology, capable of containing up to 512 or 1024
18-bit words respectively. They can replace two or more
byte-wide FIFOs in many applications, for microprocessor-
to-microprocessor or microprocessor-to-bus communica-
tion. Their architecture supports synchronous operation, tied
to two independent free-running clocks at the input and
output ports respectively. However, these ‘clocks’ also may
be aperiodic, asynchronous ‘demand’ signals. Almost all
control-input signals and status-output signals are synchro-
nized to these clocks, to simplify system design.
The input and output ports operate altogether inde-
pendently of each other, unless the FIFO becomes either
totally full or else totally empty. Data flow is initiated at a
port by the rising edge of its corresponding clock, and is
gated by the appropriate edge-sampled enable signals.
The following FIFO status flags monitor the extent to
which the internal memory has been filled: Full, Almost-
Full, Half-Full, Almost-Empty, and Empty. The Almost-Full
and Almost-Empty flag offsets are programmable over the
entire FIFO depth; but, during a reset operation, each of
these is initialized to a default offset value of 6310
(LH540215) or 12710 (LH540225) FIFO-memory words,
from the respective FIFO boundary. If this default offset
value is satisfactory, no further programming is required.
After a reset operation during which the
EMODE control
input was not asserted (was HIGH), these FIFOs operate in
the IDT-Compatible Operating Mode. In this mode, each
part is pin-compatible and functionally-compatible with the
IDT72215B/25B part of similar depth and speed grade; and
the
Control Register is not even accessible or visible to the
external-system logic which is controlling the FIFO, although
it still performs the same control functions.
However, assertion of the EMODE control input
during a reset operation leaves Control Register bits
00-05 set, and causes the FIFO to operate in the
Enhanced Operating Mode. In essence, asserting
EMODE chooses a different default state for the Con-
trol Register. The system optionally then may pro-
gram the Control Register in any desired manner to
activate or deactivate any or all of the Enhanced-Op-
erating-Mode features which it can control, including
selectable-clock-edge flag synchronization, and read
inhibition when the data outputs are disabled.
Whenever EMODE is being asserted, interlocked-
operation paralleling also is available, by appropriate
interconnection of the FIFO’s expansion inputs.
The retransmit facility is available during standalone
operation, in either IDT-Compatible Operating Mode or
Enhanced Operating Mode. (See Tables 1 and 2.) It is
inoperative if the FL/
RT input signal is grounded. It is not
an IDT72215B/25B feature.
The Retransmit control
signal causes the internal FIFO read-address pointer
to be set back to zero, without affecting the internal
FIFO write-address pointer. Thus, the Retransmit
control signal also provides a mechanism whereby a
block of data delimited by the zero physical address
and the current write-address-pointer address may
be read out repeatedly, an arbitrary number of times.
The only restrictions are that neither the read-ad-
dress pointer nor the write-address pointer may
‘wrap around’ during this entire process, and that the
retransmit facility is not available during depth-cas-
caded operation, either in IDT-Compatible Operating
Mode or in Enhanced Operating Mode. (See Tables 1
and 2.) Also, the flags behave differently for a short
time after a retransmit operation. Otherwise, the re-
transmit facility is available during standalone opera-
tion, in either IDT-Compatible Operating Mode or
Enhanced Operating Mode.
Note that, when FL/RT is being used as RT, RT is
an assertive-HIGH signal, rather than assertive-LOW
as it is in most other FIFOs having a retransmit
facility.
Programming the programmable-flag offsets,
the tim-
ing synchronization of the various status flags, the
optional read-suppression functionality of OE, and
the behavior of the pointers which access the offset-
value registers and the Control Register may be indi-
vidually controlled by asserting the signal LD, without any
reset operation. When LD is being asserted, and writing
is being enabled by asserting WEN, some portion of the
input bus word D0 – D17 is used at the next rising edge of
WCLK to program one or more of the programmable
registers on successive write clocks. Likewise, the values
programmed into these programmable registers may be
read out for verification by asserting LD and REN, with
the outputs Q0 – Q17 enabled. Reading out these pro-
grammable registers should not be initiated while they are
being written into. Table 3 defines the possible modes of
operation for loading and reading out the contents of
programmable registers.
BOLD ITALIC = Enhanced Operating Mode
LH540215/25
512 x 18/1024 x 18 Synchronous FIFO
2


Similar Part No. - LH540215

ManufacturerPart #DatasheetDescription
logo
Sharp Corporation
LH540202 SHARP-LH540202 Datasheet
156Kb / 18P
   CMOS 1024 x 9 Asynchronous FIFO
LH540203 SHARP-LH540203 Datasheet
156Kb / 17P
   CMOS 2048 x 9 Asynchronous FIFO
LH540203D SHARP-LH540203D Datasheet
156Kb / 17P
   CMOS 2048X9 ASYNCHRONOUS FIFO
LH540203D-15 SHARP-LH540203D-15 Datasheet
156Kb / 17P
   CMOS 2048X9 ASYNCHRONOUS FIFO
LH540203D-20 SHARP-LH540203D-20 Datasheet
156Kb / 17P
   CMOS 2048X9 ASYNCHRONOUS FIFO
More results

Similar Description - LH540215

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72511 IDT-IDT72511 Datasheet
434Kb / 28P
   PARALLEL BIDIRECTIONAL FIFO 512 x 18 & 1024 x 18
IDT72510 IDT-IDT72510 Datasheet
440Kb / 32P
   BUS-MATCHING BIDIRECTIONAL FIFO 512 x 18-BIT . 1024 x 9-BIT 1024 x 18-BIT . 2048 x 9-BIT
IDT72205LB IDT-IDT72205LB Datasheet
181Kb / 16P
   CMOS SyncFIFOO 256 x 18, 512 x 18, 1024 x 18, 2048 x 18 and 4096 x 18
logo
Sharp Corporation
LH543611 SHARP-LH543611 Datasheet
475Kb / 57P
   512 x 36 x 2 / 1024 x 36 x 2 Synchronous Bidirectional FIFO
logo
Texas Instruments
SN74V215 TI-SN74V215_06 Datasheet
590Kb / 43P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
SN74V215 TI-SN74V215_08 Datasheet
600Kb / 43P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
SN74V215 TI-SN74V215 Datasheet
555Kb / 40P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
logo
Sharp Corporation
LH543620 SHARP-LH543620 Datasheet
269Kb / 38P
   1024 x 36 Synchronous FIFO
logo
Integrated Device Techn...
IDT72V205 IDT-IDT72V205 Datasheet
214Kb / 25P
   3.3 VOLT CMOS SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18, and 4,096 x 18
logo
Cypress Semiconductor
CY7C4205 CYPRESS-CY7C4205_11 Datasheet
689Kb / 25P
   256/512/1K/4K x 18 Synchronous FIFOs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com