![]() |
Electronic Components Datasheet Search |
|
LH540215 Datasheet(PDF) 12 Page - Sharp Corporation |
|
|
LH540215 Datasheet(HTML) 12 Page - Sharp Corporation |
12 / 48 page ![]() Table 3. Selection of Read and Write Operations LD WEN 3,4 REN 3, 4 WCLK RCLK ACTION LX X – – No operation. LL L ∧∧ Illegal combination, which will cause errors. LL H ∧ X Write to a programmable register. 1 LH H ∧ X Hold present value of programmable-register write counter, and do not write. 2 LH L X ∧ Read from a programmable register. 1 LH H X ∧ Hold present value of programmable-register read counter, and do not read. 2 HL X ∧ X Normal FIFO write operation. H XLX ∧ Normal FIFO read operation. H L X – X No write operation. H HXX X No write operation. H X L X – No read operation. H X H X X No read operation. H L L – – No operation. KEY: H = Logic ‘HIGH’; L = Logic ‘LOW’; X = ‘Don’t-care’ (logic ‘HIGH,’ logic ‘LOW,’ or any transition); ∧ = A ‘LOW’-to-‘HIGH’ transition; – = Any condition EXCEPT a ‘LOW’-to-‘HIGH’ transition. NOTES: 1. The selection of a programmable register to be written or read is controlled by two simple state machines. One state machine controls the se- lection for writing; the other state machine controls the selection for reading. These two state machines operate independently of each other. Both state machines are reset to point to Word 0 by a reset operation. In the Enhanced Operating Mode, if Control Register bit 00 is set, both state machines are also reset to point to Word 0 by deassertion of LD after LD has been asserted (that is, by a rising edge of LD), followed by a valid memory array write cycle for the writing-control state machine and/or by a valid memory array read cycle for the reading-control state machine. 2. The order of the two programmable registers which are accessible in IDT-Compatible Operating Mode, as selected by either state machine, is always: Word 0: Almost-Empty Offset Register Word 1: Almost-Full Offset Register Word 0: Almost-Empty Offset Register ... (repeats indefinitely) ... The order of the three programmable registers which are accessible in Enhanced Operating Mode, as selected by either state machine, is always: Word 0: Almost-Empty Offset Register Word 1: Almost-Full Offset Register Word 2: Control Register Word 0: Almost-Empty Offset Register … … … … (repeats indefinitely) … … … … Note that, in IDT-Compatible Operating Mode, Word 2 is not accessed; Word 0 and Word 1 alternate. 3. After normal FIFO operation has begun, writing new contents into either of the offset registers should only be done when the FIFO is empty. 4. WEN2, REN2, and OE may be ANDed terms in the enabling of read and write operations, according to the state of the EMODE control input and of Control Register Bit 05. BOLD ITALIC = Enhanced Operating Mode LH540215/25 512 x 18/1024 x 18 Synchronous FIFO 12 |
Similar Part No. - LH540215 |
|
Similar Description - LH540215 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |