SC16IS740_11 datasheet(37/63 Pages) NXP

Part #	SC16IS740

Description	Single UART with I2C-bus/SPI interface, 64 bytes of transmit and receive FIFOs

Download	63 Pages

Scroll/Zoom	100%

Manufacturer	NXP [NXP Semiconductors]

Direct Link	http://www.nxp.com

Logo

37 / 63 page

SC16IS740_750_760

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 7 — 9 June 2011

37 of 63

NXP Semiconductors

SC16IS740/750/760

Single UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR

10. I2C-bus operation

The two lines of the I2C-bus are a serial data line (SDA) and a serial clock line (SCL). Both

lines are connected to a positive supply via a pull-up resistor, and remain HIGH when the

bus is not busy. Each device is recognized by a unique address whether it is a

microcomputer, LCD driver, memory or keyboard interface and can operate as either a

transmitter or receiver, depending on the function of the device. A device generating a

message or data is a transmitter, and a device receiving the message or data is a

receiver. Obviously, a passive function like an LCD driver could only be a receiver, while a

microcontroller or a memory can both transmit and receive data.

10.1 Data transfers

One data bit is transferred during each clock pulse (see Figure 17). The data on the SDA

line must remain stable during the HIGH period of the clock pulse in order to be valid.

Changes in the data line at this time will be interpreted as control signals. A HIGH-to-LOW

transition of the data line (SDA) while the clock signal (SCL) is HIGH indicates a START

condition, and a LOW-to-HIGH transition of the SDA while SCL is HIGH defines a STOP

condition (see Figure 18). The bus is considered to be busy after the START condition

and free again at a certain time interval after the STOP condition. The START and STOP

conditions are always generated by the master.

The number of data bytes transferred between the START and STOP condition from

transmitter to receiver is not limited. Each byte, which must be eight bits long, is

transferred serially with the most significant bit first, and is followed by an acknowledge bit

(see Figure 19). The clock pulse related to the acknowledge bit is generated by the

master. The device that acknowledges has to pull down the SDA line during the

acknowledge clock pulse, while the transmitting device releases this pulse (see

Figure 20).

Fig 17. Bit transfer on the I2C-bus

Fig 18. START and STOP conditions

mba607

data line

stable;

data valid

change

of data

allowed

SDA

SCL

mba608

SDA

SCL

P

STOP condition

S

START condition

Similar Part No. - SC16IS740_11

Manufacturer	Part #	Datasheet	Description
NXP Semiconductors	SC16IS740IPW	308Kb / 62P	Single UART with I2C-bus/SPI interface, 64 bytes of transmit and receive FIFOs, IrDA SIR built-in support Rev. 05-16 November 2006
NXP Semiconductors	SC16IS740IPW	321Kb / 62P	Single UART with I2C-bus/SPI interface, 64 bytes of transmit and receive FIFOs, IrDA SIR built-in support Rev. 06-13 May 2008

More results

Similar Description - SC16IS740_11

Manufacturer	Part #	Datasheet	Description
NXP Semiconductors	SC16IS740	321Kb / 62P	Single UART with I2C-bus/SPI interface, 64 bytes of transmit and receive FIFOs, IrDA SIR built-in support Rev. 06-13 May 2008
	SC16IS741A	505Kb / 55P	Single UART with I2C-bus/SPI interface, 64 bytes of transmit and receive FIFOs, IrDA SIR built-in support Rev. 1??8 March 2013
	SC16IS740	308Kb / 62P	Single UART with I2C-bus/SPI interface, 64 bytes of transmit and receive FIFOs, IrDA SIR built-in support Rev. 05-16 November 2006
	SC16IS752	303Kb / 59P	Dual UART with I2C-bus/SPI interface, 64 bytes of transmit and receive FIFOs, IrDA SIR built-in support Rev. 07-19 May 2008
	SC16IS752IBS	482Kb / 60P	Dual UART with I2C-bus/SPI interface, 64 bytes of transmit and receive FIFOs, IrDA SIR built-in support Rev. 9-22 March 2012
	SC16C652	575Kb / 41P	Dual UART with 32 bytes of transmit and receive FIFOs Rev. 04-20 June 2003
Diodes Incorporated	PI7C9X760	3Mb / 53P	I2C-bus/SPI to UART Bridge Controller w/ 64 bytes of TX/RX FIFOs Rev 6 - 2 April 2019
NXP Semiconductors	SC16C2550	603Kb / 46P	Dual UART with 16 bytes of transmit and receive FIFOs and infrared (IrDA) encoder/decoder Rev. 03-19 June 2003
NXP Semiconductors	SC16C2550	603Kb / 46P	Dual UART with 16 bytes of transmit and receive FIFOs and infrared (IrDA) encoder/decoder Rev. 03-19 June 2003
Exar Corporation	ST16C2550	443Kb / 34P	DUAL UART WITH 16-BYTE TRANSMIT AND RECEIVE FIFOS

More results

SC16IS740 Datasheet(PDF) 37 Page - NXP Semiconductors

SC16IS740 Datasheet(HTML) 37 Page - NXP Semiconductors

Similar Part No. - SC16IS740_11

Similar Description - SC16IS740_11

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

Datasheet Download

Link URL