 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
ATMEGA8515 Datasheet(PDF) 27 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
ATMEGA8515 Datasheet(HTML) 27 Page - ATMEL Corporation |
|
|
27 / 257 page  27 ATmega8515(L) 2512K–AVR–01/10 Pull-up and Bus Keeper The pull-up resistors on the AD7:0 ports may be activated if the corresponding Port Register is written to one. To reduce power consumption in sleep mode, it is recom- mended to disable the pull-ups by writing the Port Register to zero before entering sleep. The XMEM interface also provides a bus keeper on the AD7:0 lines. The bus keeper can be disabled and enabled in software as described in “Special Function IO Register – SFIOR” on page 31. When enabled, the bus keeper will keep the previous value on the AD7:0 bus while these lines are tri-stated by the XMEM interface. Timing External memory devices have various timing requirements. To meet these require- ments, the ATmega8515 XMEM interface provides four different wait states as shown in Table 3. It is important to consider the timing specification of the external memory device before selecting the wait state. The most important parameters are the access time for the external memory in conjunction with the set-up requirement of the ATmega8515. The access time for the external memory is defined to be the time from receiving the chip select/address until the data of this address actually is driven on the bus. The access time cannot exceed the time from the ALE pulse is asserted low until data must be stable during a read sequence (t LLRL+ tRLRH - tDVRH in Table 98 to Table 105 on page 204). The different wait states are set up in software. As an additional fea- ture, it is possible to divide the external memory space in two sectors with individual wait state settings. This makes it possible to connect two different memory devices with dif- ferent timing requirements to the same XMEM interface. For XMEM interface timing details, please refer to Figure 89 to Figure 92, and Table 98 to Table 105. Note that the XMEM interface is asynchronous and that the waveforms in the figures below are related to the internal system clock. The skew between the Internal and Exter- nal clock (XTAL1) is not guaranteed (it varies between devices, temperature, and supply voltage). Consequently, the XMEM interface is not suited for synchronous operation. Figure 13. External Data Memory Cycles without Wait State (SRWn1 = 0 and SRWn0 = 0) (1) Note: 1. SRWn1 = SRW11 (upper sector) or SRW01 (lower sector), SRWn0 = SRW10 (upper sector) or SRW00 (lower sector) The ALE pulse in period T4 is only present if the next instruction accesses the RAM (internal or external). ALE T1 T2 T3 WR T4 A15:8 Address Prev. Addr. DA7:0 Address Data Prev. Data XX RD DA7:0 (XMBK = 0) Data Prev. Data Address Data Prev. Data Address DA7:0 (XMBK = 1) System Clock (CLKCPU) |
Similar Part No. - ATMEGA8515_10 |
|
Similar Description - ATMEGA8515_10 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
