 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
S1D2502B01 Datasheet(PDF) 28 Page - Samsung semiconductor |
|
|
|||||||||||||||||||||||||||||
S1D2502B01 Datasheet(HTML) 28 Page - Samsung semiconductor |
|
|
28 / 61 page  VIDEO AMP MERGED OSD PROCESSOR FOR MONITORS S1D2502B01 27 Preliminary Tabel 4. Register Description (Continued) Registers Bits Description Frame Control Registers — 1 (Row 15, Column 01) CH5 — CH0 (bit 5 — 0) Character height control While the purpose of VZ[1:0] (vertical character height) is to control the absolute size of the character, the purpose of CH[5:0] (Character Height) is to output OSD of a uniform size even if the resolution changes. If you adjust the value in the range of CH = 18 — CH = 63, each line's repeating number is decided (standard height CH = 18 is the reference value), by which the line is repeated. For more information on repeating number selection, refer to character height. FBLK (bit 6) Selection of the FBLK output pin's configuration Unlike pin description's FBLK, if this bit is '0', the FBLK pin output is high while the character and raster are being displayed and the character and raster are output as they are. If this bit is '1', the FBLK pin output becomes high only when character is being displayed, so only the character is output. Refer to 'Figure 11. Character/raster signal part. dot1, dot0 (bit 9, 8) Resolution control (dots/line) As shown above, the number of dots per horizontal line is decided by a combination of these two bits. HF2— HF0 (bit C — A) Horizontal frequency PLL's horizontal frequency is decided by the combination of these 3 bits. This is related to the selection of DOT[1:0], so you can't numerically express the frequency range with only the HF[2:0] selection. For more information, please refer to HF Bits Selection. FPLL (bit D) Full range PLL If this bit is '1', the OSD_PLL block's VCO operates at full range (4.8MHz - 96MHz). If it is ’0', it operates within the region decided by the HF bit [C:A] explained above. if you can’t optimize OSD screen decided by the HF bit in the high region, you may set the FPLL bit to ‘1’. Dot1 Dot0 No. of Dots 0 0 320 dots/line 0 1 480 dots/line 1 0 640 dots/line 1 1 800 dots/line |
Similar Part No. - S1D2502B01 |
|
Similar Description - S1D2502B01 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
