![]() |
Electronic Components Datasheet Search |
|
RV5C387A Datasheet(PDF) 10 Page - RICOH electronics devices division |
|
|
RV5C387A Datasheet(HTML) 10 Page - RICOH electronics devices division |
10 / 42 page ![]() RV5C387A PRELIMINARY 12345 - 10 - 13.2. Register Settings 13.2.1. Control Register 1 (ADDRESS Eh) D7 D6 D5 D4 D3 D2 D1 D0 WALE DALE /12 ⋅24 /CLEN2 TEST CT2 CT1 CT0 (For Writing) WALE DALE /12 ⋅24 /CLEN2 TEST CT2 CT1 CT0 (For Reading) 0 0 0 0 0 0 0 0 Default Settings *) *) Default settings: Default value means read/written values when the XSTP bit is set to “1” due to power-on from 0 volts or supply voltage drop. (1) WALE, DALE Alarm_W Enable Bit, Alarm_D Enable Bit WALE,DALE Description 0 Disabling the alarm interrupt circuit (under the control of the settings of the Alarm_W registers and the Alarm_D registers). (Default) 1 Enabling the alarm interrupt circuit (under the control of the settings of the Alarm_W registers and the Alarm_D registers) (2) /12 ⋅24 12-/24-hour Mode Selection Bit /12 ⋅24 Description 0 Selecting the 12-hour mode with a.m. and p.m. indications. (Default) 1 Selecting the 24-hour mode Setting the /12 ⋅ 24 bit to 0 and 1 specifies the 12-hour mode and the 24-hour mode, respectively. 24-hour mode 12-hour mode 24-hour mode 12-hour mode 00 12 (AM12) 12 32 (PM12) 01 01 (AM 1) 13 21 (PM 1) 02 02 (AM 2) 14 22 (PM 2) 03 03 (AM 3) 15 23 (PM 3) 04 04 (AM 4) 16 24 (PM 4) 05 05 (AM 5) 17 25 (PM 5) 06 06 (AM 6) 18 26 (PM 6) 07 07 (AM 7) 19 27 (PM 7) 08 08 (AM 8) 20 28 (PM 8) 09 09 (AM 9) 21 29 (PM 9) 10 10 (AM10) 22 30 (PM10) 11 11 (AM11) 23 31 (PM11) Setting the /12 ⋅24 bit should precede writing time data (3) /CLEN2 32-kHz Clock Output Bit 2 /CLEN2 Description 0 Enabling the 32-kHz clock circuit (Default) 1 Disabling the 32-kHz clock circuit Setting the /CLEN2 bit or the /CLEN1 bit (D3 in the control register 2) to 0 specifies generating clock pulses with the oscillation frequency of the 32.768-kHz crystal oscillator for output from the 32KOUT pin. Conversely, setting both the /CELN1 and the /CLEN2 bit to 1 specifies disabling (“H”) such output. (4) TEST Test Bit TEST Description 0 Normal operation mode. (Default) 1 Test mode. The TEST bit is used only for testing in the factory and should normally be set to 0. |
Similar Part No. - RV5C387A |
|
Similar Description - RV5C387A |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |