![]() |
Electronic Components Datasheet Search |
|
SC16IS752 Datasheet(PDF) 45 Page - NXP Semiconductors |
|
|
SC16IS752 Datasheet(HTML) 45 Page - NXP Semiconductors |
45 / 59 page ![]() SC16IS752_SC16IS762_7 © NXP B.V. 2008. All rights reserved. Product data sheet Rev. 07 — 19 May 2008 45 of 59 NXP Semiconductors SC16IS752/SC16IS762 Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR 14. Dynamic characteristics [1] A detailed description of the I2C-bus specification, with applications, is given in user manual UM10204: “I2C-bus specification and user manual”. This may be found at www.nxp.com/acrobat_download/usermanuals/UM10204_3.pdf. [2] Minimum SCL clock frequency is limited by the bus time-out feature, which resets the serial bus interface if SDA is held LOW for a minimum of 25 ms. [3] 2 XTAL1 clock cycles or 3 µs, whichever is less. Table 37. I2C-bus timing specifications[1] All the timing limits are valid within the operating supply voltage, ambient temperature range and output load; VDD = 2.5 V ± 0.2 V, Tamb = −40 °Cto+85 °C; or VDD = 3.3 V ± 0.3 V, Tamb = −40 °Cto+95 °C; VIL and VIH refer to input voltage of VSS to VDD. All output load = 25 pF, except SDA output load = 400 pF. Symbol Parameter Conditions Standard-mode I2C-bus Fast-mode I2C-bus Unit Min Max Min Max fSCL SCL clock frequency [2] 0 100 0 400 kHz tBUF bus free time between a STOP and START condition 4.7 - 1.3 - µs tHD;STA hold time (repeated) START condition 4.0 - 0.6 - µs tSU;STA set-up time for a repeated START condition 4.7 - 0.6 - µs tSU;STO set-up time for STOP condition 4.7 - 0.6 - µs tHD;DAT data hold time 0 - 0 - ns tVD;ACK data valid acknowledge time - 0.6 - 0.6 µs tVD;DAT data valid time SCL LOW to data out valid - 0.6 - 0.6 ns tSU;DAT data set-up time 250 - 150 - ns tLOW LOW period of the SCL clock 4.7 - 1.3 - µs tHIGH HIGH period of the SCL clock 4.0 - 0.6 - µs tf fall time of both SDA and SCL signals - 300 - 300 ns tr rise time of both SDA and SCL signals - 1000 - 300 ns tSP pulse width of spikes that must be suppressed by the input filter - 50 - 50 ns td1 I2C-bus GPIO output valid time 0.5 - 0.5 - µs td2 I2C-bus modem input interrupt valid time 0.2 - 0.2 - µs td3 I2C-bus modem input interrupt clear time 0.2 - 0.2 - µs td4 I2C input pin interrupt valid time 0.2 - 0.2 - µs td5 I2C input pin interrupt clear time 0.2 - 0.2 - µs td6 I2C-bus receive interrupt valid time 0.2 - 0.2 - µs td7 I2C-bus receive interrupt clear time 0.2 - 0.2 - µs td8 I2C-bus transmit interrupt clear time 1.0 - 0.5 - µs td15 SCL delay after reset [3] 3- 3 - µs tw(rst) reset pulse width 3 - 3 - µs |
Similar Part No. - SC16IS752 |
|
Similar Description - SC16IS752 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |