Electronic Components Datasheet Search |
|
CDCLVP1212 Datasheet(PDF) 1 Page - Texas Instruments |
|
|
|
CDCLVP1212 Datasheet(HTML) 1 Page - Texas Instruments |
1 / 23 page LVPECL 12 12 Reference Generator GND GND OUTP[11...0] OUTN[11...0] V CC V AC_REF V CC V CC V CC V CC V CC INP0 INN0 INP1 INN1 IN_SEL CDCLVP1212 www.ti.com SCAS886A – AUGUST 2009 – REVISED MAY 2010 12 LVPECL Output, High-Performance Clock Buffer Check for Samples: CDCLVP1212 1 FEATURES DESCRIPTION 2 • 2:12 Differential Buffer The CDCLVP1212 is a highly versatile, low additive jitter buffer that can generate 12 copies of LVPECL • Selectable Clock Inputs Through Control Pin clock outputs from one of two selectable LVPECL, • Universal Inputs Accept LVPECL, LVDS, and LVDS, or LVCMOS inputs for a variety of LVCMOS/LVTTL communication applications. It has a maximum clock • 12 LVPECL Outputs frequency up to 2 GHz. The CDCLVP1212 features an on-chip multiplexer (MUX) for selecting one of two • Maximum Clock Frequency: 2 GHz inputs that can be easily configured solely through a • Maximum Core Current Consumption: 88 mA control pin. The overall additive jitter performance is • Very Low Additive Jitter: <100 fs,rms in 10-kHz less than 0.1 ps, RMS from 10 kHz to 20 MHz, and to 20-MHz Offset Range overall output skew is as low as 25 ps, making the device a perfect choice for use in demanding • 2.375-V to 3.6-V Device Power Supply applications. • Maximum Propagation Delay: 550 ps The CDCLVP1212 clock buffer distributes one of two • Maximum Output Skew: 25 ps selectable clock inputs (IN0, IN1) to 12 pairs of • LVPECL Reference Voltage, VAC_REF, Available differential LVPECL clock outputs (OUT0, OUT11) for Capacitive-Coupled Inputs with minimum skew for clock distribution. The • Industrial Temperature Range: –40°C to +85°C CDCLVP1212 can accept two clock sources into an input multiplexer. The inputs can be LVPECL, LVDS, • ESD Protection Exceeds 2 kV (HBM) or LVCMOS/LVTTL. • Available in 6-mm × 6-mm QFN-40 (RHA) The CDCLVP1212 is specifically designed for driving Package 50- Ω transmission lines. When driving the inputs in single-ended mode, the LVPECL bias voltage APPLICATIONS (VAC_REF) should be applied to the unused negative • Wireless Communications input pin. However, for high-speed performance up to • Telecommunications/Networking 2 GHz, differential mode is strongly recommended. • Medical Imaging The CDCLVP1212 is packaged in a small 40-pin, • Test and Measurement Equipment 6-mm x 6-mm QFN package and is characterized for operation from –40°C to +85°C. 1 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. 2 All trademarks are the property of their respective owners. PRODUCTION DATA information is current as of publication date. Copyright © 2009–2010, Texas Instruments Incorporated Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. |
Similar Part No. - CDCLVP1212 |
|
Similar Description - CDCLVP1212 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |