Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

HY5DU573222FP-28 Datasheet(PDF) 5 Page - Hynix Semiconductor

Part # HY5DU573222FP-28
Description  256M(8Mx32) GDDR SDRAM
Download  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HYNIX [Hynix Semiconductor]
Direct Link  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

HY5DU573222FP-28 Datasheet(HTML) 5 Page - Hynix Semiconductor

  HY5DU573222FP-28 Datasheet HTML 1Page - Hynix Semiconductor HY5DU573222FP-28 Datasheet HTML 2Page - Hynix Semiconductor HY5DU573222FP-28 Datasheet HTML 3Page - Hynix Semiconductor HY5DU573222FP-28 Datasheet HTML 4Page - Hynix Semiconductor HY5DU573222FP-28 Datasheet HTML 5Page - Hynix Semiconductor HY5DU573222FP-28 Datasheet HTML 6Page - Hynix Semiconductor HY5DU573222FP-28 Datasheet HTML 7Page - Hynix Semiconductor HY5DU573222FP-28 Datasheet HTML 8Page - Hynix Semiconductor HY5DU573222FP-28 Datasheet HTML 9Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 30 page
background image
1HY5DU573222F(P)
Rev. 1.1 / May. 2005
5
PIN DESCRIPTION
PIN
TYPE
DESCRIPTION
CK, /CK
Input
Clock: CK and /CK are differential clock inputs. All address and control input signals are
sampled on the crossing of the positive edge of CK and negative edge of /CK. Output
(read) data is referenced to the crossings of CK and /CK (both directions of crossing).
CKE
Input
Clock Enable: CKE HIGH activates, and CKE LOW deactivates internal clock signals, and
device input buffers and output drivers. Taking CKE LOW provides PRECHARGE POWER
DOWN and SELF REFRESH operation (all banks idle), or ACTIVE POWER DOWN (row
ACTIVE in any bank). CKE is synchronous for POWER DOWN entry and exit, and for SELF
REFRESH entry. CKE is asynchronous for SELF REFRESH exit, and for output disable. CKE
must be maintained high throughout READ and WRITE accesses. Input buffers, excluding
CK, /CK and CKE are disabled during POWER DOWN. Input buffers, excluding CKE are
disabled during SELF REFRESH. CKE is an SSTL_2 input, but will detect an LVCMOS LOW
level after Vdd is applied.
/CS
Input
Chip Select : Enables or disables all inputs except CK, /CK, CKE, DQS and DM. All com-
mands are masked when CS is registered high. CS provides for external bank selection on
systems with multiple banks. CS is considered part of the command code.
BA0, BA1
Input
Bank Address Inputs: BA0 and BA1 define to which bank an ACTIVE, Read, Write or PRE-
CHARGE command is being applied.
A0 ~ A11
Input
Address Inputs: Provide the row address for ACTIVE commands, and the column address
and AUTO PRECHARGE bit for READ/WRITE commands, to select one location out of the
memory array in the respective bank. A8 is sampled during a precharge command to
determine whether the PRECHARGE applies to one bank (A8 LOW) or all banks (A8
HIGH). If only one bank is to be precharged, the bank is selected by BA0, BA1. The
address inputs also provide the op code during a MODE REGISTER SET command. BA0
and BA1 define which mode register is loaded during the MODE REGISTER SET command
(MRS or EMRS).
/RAS, /CAS, /WE
Input
Command Inputs: /RAS, /CAS and /WE (along with /CS) define the command being
entered.
DM0 ~ DM3
Input
Input Data Mask: DM(0~3) is an input mask signal for write data. Input data is masked
when DM is sampled HIGH along with that input data during a WRITE access. DM is sam-
pled on both edges of DQS. Although DM pins are input only, the DM loading matches the
DQ and DQS loading. DM0 corresponds to the data on DQ0-Q7; DM1 corresponds to the
data on DQ8-Q15; DM2 corresponds to the data on DQ16-Q23; DM3 corresponds to the
data on DQ24-Q31.
DQS0~DQS3
I/O
Data Strobe: Output with read data, input with write data. Edge aligned with read data,
centered in write data. Used to capture write data. DQS0 corresponds to the data on
DQ0-Q7; DQS1 corresponds to the data on DQ8-Q15; DQS2 corresponds to the data on
DQ16-Q23; DQS3 corresponds to the data on DQ24-Q31
DQ0 ~ DQ31
I/O
Data input / output pin : Data Bus
VDD/VSS
Supply
Power supply for internal circuits and input buffers.
VDDQ/VSSQ
Supply
Power supply for output buffers for noise immunity.
VREF
Supply
Reference voltage for inputs for SSTL interface.
NC
NC
No connection.


Similar Part No. - HY5DU573222FP-28

ManufacturerPart #DatasheetDescription
logo
Hynix Semiconductor
HY5DU573222AFM HYNIX-HY5DU573222AFM Datasheet
1Mb / 30P
   256M(8Mx32) GDDR SDRAM
HY5DU573222AFM-25 HYNIX-HY5DU573222AFM-25 Datasheet
1Mb / 30P
   256M(8Mx32) GDDR SDRAM
HY5DU573222AFM-28 HYNIX-HY5DU573222AFM-28 Datasheet
1Mb / 30P
   256M(8Mx32) GDDR SDRAM
HY5DU573222AFM-33 HYNIX-HY5DU573222AFM-33 Datasheet
1Mb / 30P
   256M(8Mx32) GDDR SDRAM
HY5DU573222AFM-36 HYNIX-HY5DU573222AFM-36 Datasheet
1Mb / 30P
   256M(8Mx32) GDDR SDRAM
More results

Similar Description - HY5DU573222FP-28

ManufacturerPart #DatasheetDescription
logo
Hynix Semiconductor
HY5DS573222F HYNIX-HY5DS573222F Datasheet
1,014Kb / 28P
   256M(8Mx32) GDDR SDRAM
HY5DU573222AFM HYNIX-HY5DU573222AFM Datasheet
1Mb / 30P
   256M(8Mx32) GDDR SDRAM
logo
Samsung semiconductor
K4D553235F-GC SAMSUNG-K4D553235F-GC Datasheet
386Kb / 18P
   256M GDDR SDRAM
logo
Hynix Semiconductor
HY5DU561622ETP HYNIX-HY5DU561622ETP Datasheet
197Kb / 30P
   256M(16Mx16) gDDR SDRAM
HY5DU561622CTP HYNIX-HY5DU561622CTP Datasheet
198Kb / 30P
   256M(16Mx16) gDDR SDRAM
logo
White Electronic Design...
WED3DL328V WEDC-WED3DL328V Datasheet
1Mb / 27P
   8Mx32 SDRAM
logo
Samsung semiconductor
K4D553238F SAMSUNG-K4D553238F Datasheet
309Kb / 17P
   256Mbit GDDR SDRAM
K4D551638F-TC SAMSUNG-K4D551638F-TC Datasheet
206Kb / 16P
   256Mbit GDDR SDRAM
K4M563233D SAMSUNG-K4M563233D Datasheet
65Kb / 8P
   8Mx32 Mobile SDRAM 90FBGA
K4D263238G-GC SAMSUNG-K4D263238G-GC Datasheet
325Kb / 20P
   128Mbit GDDR SDRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com