MAX16067 datasheet(34/47 Pages) MAXIM

Part #	MAX16067

Description	6-Channel, Flash-Configurable System Manager with Nonvolatile Fault Registers

PDF	47 Pages

Scroll/Zoom	100%

Manufacturer	MAXIM [Maxim Integrated Products]

Direct Link	https://www.maximintegrated.com/en.html

Logo

34 / 47 page

34 _____________________________________________________________________________________

6-Channel, Flash-Configurable System Manager

with Nonvolatile Fault Registers

To write a single byte, only the 8-bit memory address

and a single 8-bit data byte are sent. The data byte is

written to the addressed location if the memory address

is valid. The slave asserts a NACK at step 5 if the mem-

ory address is not valid.

When PEC is enabled, the write byte protocol becomes:

1) The master sends a START condition.

2) The master sends the 7-bit slave ID plus a write bit

(low).

3) The addressed slave asserts an ACK on the data

line.

4) The master sends an 8-bit command code.

5) The active slave asserts an ACK on the data line.

6) The master sends an 8-bit data byte.

7) The slave asserts an ACK on the data line.

8) The master sends an 8-bit PEC byte.

9) The slave asserts an ACK on the data line (if PEC is

good, otherwise NACK).

10) The master generates a STOP condition.

Read Byte

The read byte protocol (see Figure 12) allows the master

device to read a single byte located in the default page,

extended page, or flash page depending on which page is

currently selected. The read byte procedure is as follows:

1) The master sends a START condition.

2) The master sends the 7-bit slave address and a write

bit (low).

3) The addressed slave asserts an ACK on SDA.

4) The master sends an 8-bit memory address.

5) The addressed slave asserts an ACK on SDA.

6) The master sends a REPEATED START condition.

7) The master sends the 7-bit slave address and a read

bit (high).

8) The addressed slave asserts an ACK on SDA.

9) The slave sends an 8-bit data byte.

10) The master asserts a NACK on SDA.

11) The master sends a STOP condition.

If the memory address is not valid, it is NACKed by the

slave at step 5 and the address pointer is not modified.

When PEC is enabled, the read byte protocol becomes:

1) The master sends a START condition.

2) The master sends the 7-bit slave ID plus a write bit

(low).

3) The addressed slave asserts an ACK on the data

line.

4) The master sends 8 data bits.

5) The active slave asserts an ACK on the data line.

6) The master sends a REPEATED START condition.

7) The master sends the 7-bit slave ID plus a read bit

(high).

8) The addressed slave asserts an ACK on the data

line.

9) The slave sends 8 data bits.

10) The master asserts an ACK on the data line.

11) The slave sends an 8-bit PEC byte.

12) The master asserts a NACK on the data line.

13) The master generates a STOP condition.

Block Write

The block write protocol (see Figure 12) allows the

master device to write a block of data (1–16 bytes) to

memory. Preload the destination address by a previous

send byte command; otherwise the block write com-

mand begins to write at the current address pointer.

After the last byte is written, the address pointer remains

preset to the next valid address. If the number of bytes

to be written causes the address pointer to exceed 8Fh

for configuration registers or configuration flash or FFh

for user flash, the address pointer stays at 8Fh or FFh,

respectively, overwriting this memory address with the

remaining bytes of data. The slave generates a NACK at

step 5 if the command code is invalid or if the device is

busy, and the address pointer is not altered.

The block write procedure is as follows:

1

The master sends a START condition.

2

The master sends the 7-bit slave address and a

write bit (low).

3) The addressed slave asserts an ACK on SDA.

4) The master sends the 8-bit command code for block

write (94h).

5) The addressed slave asserts an ACK on SDA.

Similar Part No. - MAX16067

Manufacturer	Part #	Datasheet	Description
Maxim Integrated Produc...	MAX16067	2Mb / 48P	6-Channel, Flash-Configurable System Manager with Nonvolatile Fault Registers Rev 1; 2/10
	MAX16067ETJ++	2Mb / 48P	6-Channel, Flash-Configurable System Manager with Nonvolatile Fault Registers Rev 1; 2/10
	MAX16067	2Mb / 48P	6-Channel, Flash-Configurable System Manager with Nonvolatile Fault Registers Rev 1; 2/10

More results

Similar Description - MAX16067

Manufacturer	Part #	Datasheet	Description
Maxim Integrated Produc...	MAX16046	545Kb / 68P	12-Channel/8-Channel EEPROM-Programmable System Managers with Nonvolatile Fault Registers Rev 0; 10/07
	MAX16047	516Kb / 62P	12-Channel/8-Channel EEPROM-Programmable System Managers with Nonvolatile Fault Registers Rev 0; 11/07
	MAX16046	481Kb / 70P	12-Channel/8-Channel EEPROM-Programmable System Managers with Nonvolatile Fault Registers Rev 4; 3/09
	MAX16047	422Kb / 61P	12-Channel/8-Channel EEPROM-Programmable System Managers with Nonvolatile Fault Registers Rev 3; 3/09
	MAX16065	2Mb / 61P	12-Channel/8-Channel, Flash-Configurable System Managers with Nonvolatile Fault Registers Rev 0; 7/09
	MAX16068	1Mb / 40P	6-Channel, Flash-Configurable System Manager with Nonvolatile Fault Registers Rev 0; 10/09
	MAX16067	2Mb / 48P	6-Channel, Flash-Configurable System Manager with Nonvolatile Fault Registers Rev 1; 2/10
	MAX16046A	1Mb / 71P	12-Channel/8-Channel EEPROM-Programmable System Managers with Nonvolatile Fault Registers Rev 0; 4/10
	MAX16047A	1,015Kb / 61P	12-Channel/8-Channel EEPROM-Programmable System Managers with Nonvolatile Fault Registers Rev 0; 4/10
	MAX16070	2Mb / 52P	12-Channel/8-Channel, Flash-Configurable System Monitors with Nonvolatile Fault Registers Rev 3; 8/11

More results

MAX16067 Datasheet(PDF) 34 Page - Maxim Integrated Products

MAX16067 Datasheet(HTML) 34 Page - Maxim Integrated Products

Similar Part No. - MAX16067

Similar Description - MAX16067

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47

Datasheet Download

Link URL