![]() |
Electronic Components Datasheet Search |
|
EBE51RD8AEFA-6E-E Datasheet(PDF) 15 Page - Elpida Memory |
|
|
EBE51RD8AEFA-6E-E Datasheet(HTML) 15 Page - Elpida Memory |
15 / 22 page ![]() EBE51RD8AEFA-6 Data Sheet E0789E11 (Ver. 1.1) 15 AC Characteristics (TC = 0°C to +85 °C, VDD, VDDQ = 1.8V ± 0.1V, VSS = 0V) (DDR2 SDRAM Component Specification) -6E Frequency (Mbps) 667 Parameter Symbol min. max. Unit Notes /CAS latency CL 5 5 tCK Active to read or write command delay tRCD 15 ns Precharge command period tRP 15 ns Active to active/auto refresh command time tRC 60 ns DQ output access time from CK, /CK tAC −450 +450 ps DQS output access time from CK, /CK tDQSCK −400 +400 ps CK high-level width tCH 0.45 0.55 tCK CK low-level width tCL 0.45 0.55 tCK CK half period tHP min. (tCL, tCH) ps Clock cycle time tCK 3000 8000 ps DQ and DM input hold time tDH 175 ps 5 DQ and DM input setup time tDS 100 ps 4 Control and Address input pulse width for each input tIPW 0.6 tCK DQ and DM input pulse width for each input tDIPW 0.35 tCK Data-out high-impedance time from CK,/CK tHZ tAC max. ps Data-out low-impedance time from CK,/CK tLZ tAC min. tAC max. ps DQS-DQ skew for DQS and associated DQ signals tDQSQ 240 ps DQ hold skew factor tQHS 340 ps DQ/DQS output hold time from DQS tQH tHP – tQHS ps Write command to first DQS latching transition tDQSS WL − 0.25 WL + 0.25 tCK DQS input high pulse width tDQSH 0.35 tCK DQS input low pulse width tDQSL 0.35 tCK DQS falling edge to CK setup time tDSS 0.2 tCK DQS falling edge hold time from CK tDSH 0.2 tCK Mode register set command cycle time tMRD 2 tCK Write postamble tWPST 0.4 0.6 tCK Write preamble tWPRE 0.35 tCK Address and control input hold time tIH 275 ps 5 Address and control input setup time tIS 200 ps 4 Read preamble tRPRE 0.9 1.1 tCK Read postamble tRPST 0.4 0.6 tCK Active to precharge command tRAS 45 70000 ns Active to auto-precharge delay tRAP tRCD min. ns Active bank A to active bank B command period tRRD 7.5 ns Write recovery time tWR 15 ns Auto precharge write recovery + precharge time tDAL (tWR/tCK)+ (tRP/tCK) tCK 1 Internal write to read command delay tWTR 7.5 ns Internal read to precharge command delay tRTP 7.5 ns |
Similar Part No. - EBE51RD8AEFA-6E-E |
|
Similar Description - EBE51RD8AEFA-6E-E |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |