![]() |
Electronic Components Datasheet Search |
|
ADCLK946BCPZ-REEL7 Datasheet(PDF) 11 Page - Analog Devices |
|
|
ADCLK946BCPZ-REEL7 Datasheet(HTML) 11 Page - Analog Devices |
11 / 12 page ![]() ADCLK946 Rev. 0 | Page 11 of 12 VREF INPUT TERMINATION OPTIONS VCC VT CLK VREF VT CLK CONNECT VT TO VCC. 50Ω 50Ω Figure 19. Interfacing to CML Inputs VREF VT CONNECT VT TO VCC − 2V. CLK VCC – 2V 50Ω 50Ω CLK Figure 20. Interfacing to PECL Inputs CONNECT VT TO VREF. 50Ω 50Ω CLK CLK VREF VT Figure 21. AC-Coupling Differential Signals Inputs, Such as LVDS CONNECT VT, VREF, AND CLK. PLACE A BYPASS CAPACITOR FROM VT TO GROUND. ALTERNATIVELY, VT, VREF, AND CLK CAN BE CONNECTED, GIVING A CLEANER LAYOUT AND A 180° 50Ω 50Ω CLK CLK PHASE SHIFT. Figure 22. Interfacing to AC-Coupled Single-Ended Inputs |
Similar Part No. - ADCLK946BCPZ-REEL7 |
|
Similar Description - ADCLK946BCPZ-REEL7 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |