8 / 17 page
STK14D88
Document Number: 001-52037 Rev. **
Page 8 of 17
Software-Controlled STORE/RECALL Cycle[13, 14]
No.
Symbols
Parameter
STK14D88-25 STK14D88-35 STK14D88-45
Unit Notes
E Cont
Alternate
Min
Max
Min
Max
Min
Max
26 tAVAV
tRC
STORE/RECALL Initiation Cycle Time
25
35
45
ns
14
27 t
AVEL
tAS
Address Setup Time
0
0
0
ns
28 t
ELEH
tCW
Clock Pulse Width
20
25
30
ns
29 t
EHAX
Address Hold Time
1
1
1
ns
30 t
RECALL
RECALL Duration
50
50
50
μs
Figure 9. E and G Controlled Software STORE/RECALL Cycle[14]
DATA VALID
HIGH IMPEDANCE
ADDRESS #6
ADDRESS #1
DATA VALID
26
tAVAV
DATA VALID
DQ (DATA
E
ADDRESS
23
30
tSTORE / tRECALL
26
tAVAV
27
tAVEL
28
tELEH
29
tELAX
Notes
13. The software sequence is clocked on the falling edge of E controlled READs.
14. The six consecutive addresses must be read in the order listed in the software STORE/RECALL Mode Selection Table. W must be high during all six consecutive cycles.
[+] Feedback
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
