6 / 17 page

STK14D88
Document Number: 001-52037 Rev. **
Page 6 of 17
SRAM WRITE Cycle #1 and #2
NO.
Symbols
Parameter
STK14D88-25 STK14D88-35 STK14D88-45
Unit
Min
Max
Min
Max
Min
Max
#1
#2
Alt.
12
tAVAV
tAVAV
tWC
Write Cycle Time
25
35
45
ns
13
tWLWH
tWLEH
tWP
Write Pulse Width
20
25
30
ns
14
tELWH
tELEH
tCW
Chip Enable to End of Write
20
25
30
ns
15
tDVWH
tDVEH
tDW
Data Set-up to End of Write
10
12
15
ns
16
tWHDX
tEHDX
tDH
Data Hold after End of Write
0
0
0
ns
17
tAVWH
tAVEH
tAW
Address Set-up to End of Write
20
25
30
ns
18
tAVWL
tAVEL
tAS
Address Set-up to Start of Write
0
0
0
ns
19
tWHAX
tEHAX
tWR
Address Hold after End of Write
0
0
0
ns
20
tWLQZ
[6, 8]
tWZ
Write Enable to Output Disable
10
13
15
ns
21
tWHQX
tOW
Output Active after End of Write
3
3
3
ns
Figure 6. SRAM WRITE Cycle 1: W Controlled [8, 9]
Figure 7. SRAM WRITE Cycle 2: E Controlled [8, 9]
DATA OUT
E
ADDRESS
W
DATA IN
PREVIOUS DATA
12
tAVAV
13
tWHDX
19
tWHAX
13
tWLWH
18
tAVWL
17
tAVWH
DATA VALID
20
tWLQZ
15
tDVWH
HIGH IMPEDANCE
21
tWHQX
14
tELWH
12
tAVAV
16
tEHDX
13
tWLEH
19
tEHAX
18
tAVEL
17
tAVEH
DATA VALID
15
tDVEH
HIGH IMPEDANCE
14
tELEH
DATA OUT
E
ADDRESS
W
DATA IN
Notes
8. If W is low when E goes low, the outputs remain in the high-impedance state.
9. E or W must be ≥ VIH during address transitions.
[+] Feedback