![]() |
Electronic Components Datasheet Search |
|
EP2C35A15F324C6N Datasheet(PDF) 61 Page - Altera Corporation |
|
|
EP2C35A15F324C6N Datasheet(HTML) 61 Page - Altera Corporation |
61 / 168 page ![]() Altera Corporation 2–49 February 2007 Cyclone II Device Handbook, Volume 1 Cyclone II Architecture Programmable Drive Strength The output buffer for each Cyclone II device I/O pin has a programmable drive strength control for certain I/O standards. The LVTTL, LVCMOS, SSTL-2 class I and II, SSTL-18 class I and II, HSTL-18 class I and II, and HSTL-1.5 class I and II standards have several levels of drive strength that you can control. Using minimum settings provides signal slew rate control to reduce system noise and signal overshoot. Table 2–16 shows the possible settings for the I/O standards with drive strength control. Table 2–16. Programmable Drive Strength (Part 1 of 2) Note (1) I/O Standard IOH/IOL Current Strength Setting (mA) Top & Bottom I/O Pins Side I/O Pins LVTTL (3.3 V) 4 4 88 12 12 16 16 20 20 24 24 LVCMOS (3.3 V) 4 4 88 12 12 16 20 24 LVTTL/LVCMOS (2.5 V) 4 4 88 12 16 LVTTL/LVCMOS (1.8 V) 2 2 44 66 88 10 10 12 12 |
Similar Part No. - EP2C35A15F324C6N |
|
Similar Description - EP2C35A15F324C6N |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |