 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AT572D940HF-CJ Datasheet(PDF) 2 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT572D940HF-CJ Datasheet(HTML) 2 Page - ATMEL Corporation |
|
|
2 / 39 page  2 7010AS–DSP–07/07 AT572D940HF Preliminary – Dual On-chip Transceivers – Integrated FIFOs and Dedicated DMA Channels – USB 2.0 Full Speed (12 Mbits per second) Device Port – On-chip Transceiver, 2-Kbyte Configurable Integrated FIFOs – Two dedicated PDC channels • Ethernet MAC 10/100 – Reduced Media Independent Interface (RMII) to Physical Layer – Integrated DMA channel • AHB bus Matrix – Seven Masters and Five Slaves Handled – Boot Mode Select Option – Remap Command • System Controller (SYSC) – Reset Controller – Periodic Interval Timer, Watchdog and Real-Time Timer • Power Management Controller (PMC) – Very Slow Clock (32768Hz) Operating Mode – Software Programmable Power Optimization Capabilities – 3 to 20 MHz On-chip Oscillator and two PLLs – Four Programmable External Clock Signals • Advanced Interrupt Controller (AIC) – Individually Maskable, Eight-level Priority, Vectored Interrupt Sources – Three External Interrupt Sources and One Fast Interrupt Source, Spurious Interrupt Protected • Three 32-bit Parallel Input/Output Controllers (PIO) – 96 Programmable I/O Lines Multiplexed with up to Two Peripheral I/Os – Input Change Interrupt Capability on Each I/O Line – Individually Programmable Open-drain, Pull-up resistor and Synchronous Output • Twenty-three Peripheral Data Controller (PDC) Channels • Debug Unit (DBGU) – 2-wire USART and support for Debug Communication Channel, Programmable ICE Access Prevention – Two dedicated PDC channels • Four Synchronous Serial Controllers (SSC) – Two Independent Clock and Frame Sync Pair Signals for Each Receiver and Transmitter – I²S Analog Interface Support, Time Division Multiplex Support – High-speed Continuous Data Stream Capabilities with 32-bit Data Transfer – Two dedicated PDC channels for each SSC • Three Universal Synchronous/Asynchronous Receiver Transmitters (USART) – Individual Baud Rate Generator, IrDA® Infrared Modulation/Demodulation – Support for ISO7816 T0/T1 Smart Card, Hardware and Software Handshaking, RS485 Support – Two dedicated PDC channels for each USART • Two Master/Slave Serial Peripheral Interface (SPI) – 8- to 16-bit Programmable Data Length, Four External Peripheral Chip Selects – Two dedicated PDC channels for each SPI • One Three-channel 16-bit Timer/Counters (TC) – Three External Clock Inputs, Two multi-purpose I/O Pins per Channel – Double PWM Generation, Capture/Waveform Mode, Up/Down Capability • Two Two-Wire Interfaces (TWI) – Master Mode Support, All Two-wire Atmel EEPROM’s Supported • Two CAN Interfaces – Fully compliant with CAN 2.0 Part A and 2.0 Part B |
Similar Part No. - AT572D940HF-CJ |
|
Similar Description - AT572D940HF-CJ |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
