Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

M30620FCAFP Datasheet(PDF) 302 Page - Renesas Technology Corp

Part # M30620FCAFP
Description  16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/60 SERIES
PDF  615 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M30620FCAFP Datasheet(HTML) 302 Page - Renesas Technology Corp

Back Button M30620FCAFP Datasheet HTML 298Page - Renesas Technology Corp M30620FCAFP Datasheet HTML 299Page - Renesas Technology Corp M30620FCAFP Datasheet HTML 300Page - Renesas Technology Corp M30620FCAFP Datasheet HTML 301Page - Renesas Technology Corp M30620FCAFP Datasheet HTML 302Page - Renesas Technology Corp M30620FCAFP Datasheet HTML 303Page - Renesas Technology Corp M30620FCAFP Datasheet HTML 304Page - Renesas Technology Corp M30620FCAFP Datasheet HTML 305Page - Renesas Technology Corp M30620FCAFP Datasheet HTML 306Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 302 / 615 page
background image
Timing
Mitsubishi microcomputers
M16C / 62M Group
(Low voltage version)
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
1-283
Timing requirements
(referenced to VCC = 3V, VSS = 0V, at Topr = – 20oC to 85oC / – 40oC to 85oC (*) unless otherwise specified)
* : Specify a product of -40
°C to 85°C to use it.
Table 1.31.8. External clock input
Table 1.31.9. Memory expansion and microprocessor modes
18
80
60
0
0
80
18
100
0
100
40
40
9
10
(Note)
Note: Calculated according to the BCLK frequency as follows:
tac1(RD – DB) =
f(BCLK) X 2
– 90
[ns]
tac2(RD – DB) =
f(BCLK) X 2
– 90
3 X 10
9
[ns]
tac3(RD – DB) =
f(BCLK) X 2
– 90
3 X 10
9
[ns]
Max.
External clock rise time
ns
tr
Min.
External clock input cycle time
ns
tc
External clock input HIGH pulse width
ns
tw(H)
External clock input LOW pulse width
ns
tw(L)
External clock fall time
ns
tf
Parameter
Symbol
Unit
Standard
Min.
Data input setup time
ns
tsu(DB-RD)
tsu(RDY-BCLK )
Parameter
Symbol
Unit
Max.
Standard
RDY input setup time
ns
Data input hold time
ns
th(RD-DB)
th(BCLK -RDY)
ns
RDY input hold time
HOLD input setup time
ns
tsu(HOLD-BCLK )
HOLD input hold time
ns
th(BCLK-HOLD )
Data input access time (no wait)
ns
tac1(RD-DB)
ns
ns
tac2(RD-DB)
tac3(RD-DB)
Data input access time (with wait)
Data input access time (when accessing multiplex bus area)
HLDA output delay time
ns
td(BCLK-HLDA)
(Note)
(Note)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com