M30620FCAFP datasheet(207/615 Pages) RENESAS

207 / 615 page

Mitsubishi microcomputers

M16C / 62A Group

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

Timing (Vcc = 5V)

1-188

Memory Expansion Mode and Microprocessor Mode

(When accessing external memory area with wait, and select multiplexed bus)

BCLK

CSi

ALE

4ns.min

tcyc

ADi

BHE

ADi

/DBi

td(AD–ALE)

Read timing

0ns.min

BCLK

CSi

ALE

–4ns.min

4ns.min

tcyc

ADi

BHE

ADi

/DBi

Write timing

Address

Measuring conditions :

• VCC=5V

• Input timing voltage : Determined with VIL=0.8V, VIH=2.5V

• Output timing voltage : Determined with VOL=0.8V, VOH=2.0V

(tcyc/2)ns.min

Address

Data input

(tcyc/2)ns.min

td(BCLK–ALE)

(tcyc/2)ns.min

th(WR–CS)

Address

(tcyc*3/2–40)ns.min

td(BCLK–ALE)

(tcyc/2)ns.min

(tcyc/2-25)ns.min

Address

25ns.max

tSU(DB–RD)

tac3(RD–DB)

(tcyc/2)ns.min

th(ALE–AD)

30ns.min

td(AD–RD)

0ns.min

tdz(RD–AD)

8ns.max

td(AD–WR)

0ns.min

Data output

WR,WRL,

WRH

td(BCLK–CS)

25ns.max

th(RD–CS)

th(BCLK–CS)

4ns.min

th(BCLK–AD)

th(RD–DB)

0ns.min

40ns.min

25ns.max

td(BCLK–AD)

–4ns.min

th(BCLK–ALE)

td(BCLK–RD)

25ns.max

th(RD–AD)

th(BCLK–RD)

0ns.min

td(BCLK–CS)

25ns.max

th(BCLK–CS)

th(BCLK–DB)

4ns.min

th(WR–DB)

td(DB–WR)

th(BCLK–AD)

td(AD–ALE)

(tcyc/2–25)ns.min

td(BCLK–AD)

25ns.max

th(BCLK–ALE)

25ns.max

td(BCLK–WR)

th(BCLK–WR)

th(WR–AD)

td(BCLK–DB)

40ns.max

VCC = 5V

Figure 1.23.6. VCC = 5V timing diagram (5)

M30620FCAFP Datasheet(PDF) 207 Page - Renesas Technology Corp

M30620FCAFP Datasheet(HTML) 207 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL