M30620FCAFP datasheet(531/615 Pages) RENESAS

531 / 615 page

Controlling Power Applications

Mitsubishi microcomputers

M16C / 62A Group

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

2-214

Figure 3.7.3. Set-up procedure of controlling power using stop mode (1)

Canceling protect

Protect register [Address 000A16]

PRCR

Enables writing to system clock control registers 0 and 1

(addresses 000616 and 000716)

1 : Write-enabled

Main

NOP instruction X 4

Key input interrupt request generation

Initial condition

Pull-up control register 2

[Address 03FE16]

PUR2

P104 to P107 pulled high

Port P10 register

[Address 03F416]

P10

Key scan data

Processor interrupt priority level (IPL) = 0

Interrupt enable flag (I) =0

Key input interrupt control register

[Address 004D16]

KUPIC

Interrupt priority level select bit

Set higher value than the present IPL

Port P10 direction register

[Address 03F616]

PD10

Key scan output port

Key scan input port

Setting interrupt except stop mode cancel

nterrupt control register TBiIC(i=3 to 5) [Address 004516 to 004716]

BCNIC

[Address 004A16]

DMiIC(i=0, 1)

[Address 004B16, 004C16]

ADIC

[Address 004E16]

SiTIC(i=0 to 2) [Address 005116, 005316, 004F16]

SiRIC(i=0 to 2) [Address 005216, 005416, 005016]

TAiIC(i=0 to 4) [Address 005516 to 005916]

TBiIC(i=0 to 2) [Address 005A16 to 005C16]

Interrupt priority level select bit

000 : Interrupt disabled

Interrupt priority level select bit

000 : Interrupt disabled

INTiIC(i=0 to 2)

[Address 005D16 to 005F16]

Reserved bit

Must always be set to “0”

All clocks off (stop mode)

System clock control register 1 [Address 000716]

CM1

All clock stop control bit

1 : All clocks off (stop mode)

Reserved bit

Must always be set to “0”

Setting operation clock after returning from stop mode

System clock control register 0

[Address 000616]

CM0

XCIN-XCOUT generation

Port XC select bit

System clock select bit

XCIN, XCOUT

As this register becomes setting mentioned above when operating with XCIN

(count source of BCLK is XCIN), the user does not need to set it again.

When operating with XIN, set port Xc select bit to “1” before setting system

clock select bit to “1”. The both bits cannot be set at the same time.

(When operating with XCIN after returning)

System clock control register 0

[Address 000616]

CM0

Main clock (XIN-XOUT) stop bit

System clock select bit

XIN, XOUT

As this register becomes setting mentioned above when

operating with XIN (count source of BCLK is XIN),

the user does not need to set it again.

(When operating with XIN after returning)

Interrupt enable flag (I flag)

“1”

M30620FCAFP Datasheet(PDF) 531 Page - Renesas Technology Corp

M30620FCAFP Datasheet(HTML) 531 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL