Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

M30620FCAFP Datasheet(PDF) 414 Page - Renesas Technology Corp

Part # M30620FCAFP
Description  16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/60 SERIES
PDF  615 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M30620FCAFP Datasheet(HTML) 414 Page - Renesas Technology Corp

Back Button M30620FCAFP Datasheet HTML 410Page - Renesas Technology Corp M30620FCAFP Datasheet HTML 411Page - Renesas Technology Corp M30620FCAFP Datasheet HTML 412Page - Renesas Technology Corp M30620FCAFP Datasheet HTML 413Page - Renesas Technology Corp M30620FCAFP Datasheet HTML 414Page - Renesas Technology Corp M30620FCAFP Datasheet HTML 415Page - Renesas Technology Corp M30620FCAFP Datasheet HTML 416Page - Renesas Technology Corp M30620FCAFP Datasheet HTML 417Page - Renesas Technology Corp M30620FCAFP Datasheet HTML 418Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 414 / 615 page
background image
Mitsubishi microcomputers
M16C / 62A Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
2-97
UART
Example of wiring
Figure 2.5.17. Operation timing of reception in UART mode (used for SIM interface)
Microcomputer
SIM card
TxD2
RxD2
Example of operation (when direct format)
Receive enable
bit(RE)
Receive
complete flag(RI)
D0 D1 D2 D3
D4 D5 D6
D7
ST
P
Start
bit
Parity
bit
TXD2 (Note)
“0”
“1”
“0”
“1”
Receive interrupt
request bit(IR)
“0”
“1”
Cleared to “0” when interrupt request is accepted, or cleared by software
D0 D1 D2 D3 D4 D5 D6 D7
ST
P
SP
Tc
Transfer clock
Since a parity error occurred, the
“L” level returns from TxD2
RXD2 (Note)
Read to receive buffer
Read to receive buffer
D0 D1 D2 D3
D4 D5 D6
D7
ST
P
Signal line level
(Note)
D0 D1 D2 D3 D4 D5 D6 D7
ST
P
SP
Note: TxD2 and RxD2 are connected in the manner of wired OR as shown in the connection diagram. So TxD2 and RxD2 ought to
become the same signal from the logical standpoint, but the output signals turn complex, so they are shown separately. Also,
the signal level resulting from connecting TxD2 and RxD2 is shown as a signal line level.
(1) Reception enabled
(2) Start reception
(3) Receiving is completed
(4) Data is read
Stop
bit
SP
(5) Parity error occurred
SP
The above timing applies to the following settings :
• Parity is enabled.
• One stop bit.
• Transmit interrupt cause select bit = “1”.
Tc = 16 (n + 1) / fi
fi : frequency of BRG2 count source (f1, f8, f32)
n : value set to BRG2
Shown in ( ) are bit symbols.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com