H8SX1663 datasheet(808/1158 Pages) RENESAS

808 / 1158 page

Section 16 USB Function Module (USB)

Rev.1.00 Jun. 07, 2006 Page 756 of 1102

REJ09B0294-0100

16.3.2

Interrupt Flag Register 1 (IFR1)

IFR1, together with interrupt flag registers 0 and 2 (IFR0 and IFR2), indicates interrupt status

information required by the application. When an interrupt source is generated, the corresponding

bit is set to 1. And then this bit, in combination with interrupt enable register 1 (IER1), generates

an interrupt request to the CPU. To clear, write 0 to the bit to be cleared and 1 to the other bits.

Bit

Bit Name

Initial Value

R/W



VBUS MN

EP3 TR

R/W

EP3 TS

R/W

VBUSF

R/W

Bit

Bit Name

Initial

Value

R/W

Description



—

Reserved

These bits are always read as 0. The write value

should always be 0.

VBUS MN

This is a status bit which monitors the state of the

VBUS pin.

This bit reflects the state of the VBUS pin and

generates no interrupt request. This bit is always 0

when the PULLUP_E bit in DMA is 0.

EP3 TR

R/W

EP3 Transfer Request

This bit is set if there is no valid transmit data in the

FIFO buffer when an IN token for endpoint 3 is

received from the host. A NACK handshake is returned

to the host until data is written to the FIFO buffer and

packet transmission is enabled.

(When the CPU is used to clear this flag by writing 0

while the corresponding interrupt is enabled, be sure to

read the flag after writing 0 to it.)

EP3 TS

R/W

EP3 Transmit Complete

This bit is set when data is transmitted to the host from

endpoint 3 and an ACK handshake is returned.

(When the CPU is used to clear this flag by writing 0

while the corresponding interrupt is enabled, be sure to

read the flag after writing 0 to it.)

H8SX1663 Datasheet(PDF) 808 Page - Renesas Technology Corp

H8SX1663 Datasheet(HTML) 808 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL