H8SX1663 datasheet(768/1158 Pages) RENESAS

768 / 1158 page

Section 15 Serial Communication Interface (SCI, IrDA, CRC)

Rev.1.00 Jun. 07, 2006 Page 716 of 1102

REJ09B0294-0100

15.6.2

SCI Initialization (Clocked Synchronous Mode) (SCI_0, 1, 2, and 4 only)

Before transmitting and receiving data, first clear the TE and RE bits in SCR to 0, then initialize

the SCI as described in a sample flowchart in figure 15.18. When the operating mode, transfer

format, etc., is changed, the TE and RE bits must be cleared to 0 before making the change. When

the TE bit is cleared to 0, the TDRE flag is set to 1. However, clearing the RE bit to 0 does not

initialize the RDRF, PER, FER, and ORER flags, or RDR.

Wait

Start initialization

Set data transfer format in

SMR and SCMR

Yes

Set value in BRR

Set corresponding bit in ICR to 1

[2]

[3]

Set TE or RE bit in SCR to 1, and

set RIE, TIE, TEIE, and MPIE bits

[5]

1-bit interval elapsed?

Set CKE1 and CKE0 bits in SCR

(TE and RE bits are 0)

[1]

Set the bit in ICR for the corresponding

pin when receiving data or using an

external clock.

[2] Set the clock selection in SCR. Be sure

to clear bits RIE, TIE, TEIE, and MPIE,

and bits TE and RE, to 0.

[3] Set the data transfer format in SMR and

SCMR.

[4] Write a value corresponding to the bit

rate to BRR. This step is not necessary

if an external clock is used.

[5] Wait at least one bit interval, then set

the TE bit or RE bit in SCR to 1.

Also set the RIE, TIE TEIE, and MPIE

bits. Setting the TE and RE bits enables

the TxD and RxD pins to be used.

Note: In simultaneous transmit and receive operations, the TE and RE bits should both

be cleared to 0 or set to 1 simultaneously.

Clear TE and RE bits in SCR to 0

[4]

Figure 15.18 Sample SCI Initialization Flowchart

H8SX1663 Datasheet(PDF) 768 Page - Renesas Technology Corp

H8SX1663 Datasheet(HTML) 768 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL