Electronic Components Datasheet Search |
|
GS9090B Datasheet(PDF) 58 Page - Gennum Corporation |
|
GS9090B Datasheet(HTML) 58 Page - Gennum Corporation |
58 / 71 page GS9090B Data Sheet 40749 - 2 January 2007 58 of 71 3.13 GS9090B Low-latency Mode When the IOPROC_EN pin is set LOW, the GS9090B will be set into low-latency mode. The parallel data will be output with the minimum PCLK latency possible. The FIFO and all processing blocks except the descrambling and word alignment blocks will be bypassed when SMPTE_BYPASS is HIGH. Low-latency mode will also be selected when SMPTE_BYPASS is set LOW, regardless of the setting of the IOPROC_EN signal (see Table 3-20). In DVB-ASI mode, the device latency is less than in SMPTE mode. Data-Through SMPTE_BYPASS = LOW DVB_ASI = LOW STAT0_CONFIG Output High Z 000b STAT1_CONFIG Output High Z 000b STAT2_CONFIG Output High Z 000b STAT3_CONFIG Output High Z 000b Table 3-19: IO_CONFIG Default Configuration Device Configuration IO_CONFIG Register I/O Function Default IO_CONFIG Setting Table 3-20: Pin Settings in Low-latency Mode IOPROC_EN Setting SMPTE_BYPASS Setting Latency (PCLK Cycles) LOW LOW 9 HIGH LOW 10 LOW HIGH 10 HIGH HIGH 25 NOTE: Latency applies to parallel processing core only. |
Similar Part No. - GS9090B |
|
Similar Description - GS9090B |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |