25/34

M93S66, M93S56, M93S46

Table 19. AC Characteristics (M93Sx6-R)

2. Chip Select Input (S) must be brought Low for a minimum of tSLSH between consecutive instruction cycles.

3. Preliminary Data: this product is under development. For more infomation, please contact your nearest ST sales office.

Test conditions specified in Table 9. and Table 7.

Symbol

Alt.

Parameter

Unit

Clock Frequency

D.C.

1

MHz

Protect Enable Valid to Clock High

50

ns

Write Enable Valid to Clock High

50

ns

Clock Low to Protect Enable Transition

0

ns

Chip Select Low to Write Enable Transition

250

ns

Chip Select Low to Clock High

250

ns

Chip Select Set-up Time

50

ns

2

Chip Select Low to Chip Select High

250

ns

1

Clock High Time

250

ns

1

Clock Low Time

250

ns

Data In Set-up Time

100

ns

Data In Hold Time

100

ns

Clock Set-up Time (relative to S)

100

ns

Chip Select Hold Time

0

ns

Chip Select to Ready/Busy Status

400

ns

Chip Select Low to Output Hi-Z

200

ns

Delay to Output Low

400

ns

Delay to Output Valid

400

ns

Erase/Write Cycle time

10

ms