Electronic Components Datasheet Search |
|
MB90330A Datasheet(PDF) 46 Page - Fujitsu Component Limited. |
|
|
MB90330A Datasheet(HTML) 46 Page - Fujitsu Component Limited. |
46 / 120 page MB90330A Series 46 6. Multi function timer The multi-function timer enables the following based on the 16-bit free-run timer. • Output of independent waveform • Measurement of input pulse width • Measurement of external clock cycle • Configuration of a multi-functional timer • 16-bit free-run timer : 1 channel The 16-bit free-run timer consists of a 16-bit up counter (timer data register (TCDT)), compare clear register (CPCLR), timer control status register (TCCS), and prescaler. The counter output value of the 16-bit free-run timer is used as the base timer for the output compare and input capture units. • The count clock can be set, selected from among the following eight types. 1/ φ, 2/φ, 4/φ, 8/φ, 16/φ, 32/φ, 64/φ, 128/φ φ : Machine clock frequency • During the following conditions, the interrupt should be output. - The counter value of 16-bit free run timer will be overflowed. - The counter value of 16-bit free run timer will be cleared after the counter value of 16-bit free run timer = the compare clear register value (CPCLR) (TCCS : ICRE = “1”, MODE = “1”) • The counter value of 16-bit free run timer should be cleared to “0000H” during the following conditions. • Reset • When setting the clear bit (SCLR) of timer control status register (TCCS) to “1” • When the counter value of the 16-bit free run timer = the compare clear register value (CPCLR) (TCCS : MODE = “1”) • When setting “0000H” to the timer data register (TCDT) • Output compare : 4 channels The output compare unit consists of compare registers (OCCP0 to OCCP3), compare control registers (OCS0 to OCS3), and a compare output latch. The output compare unit can invert the output level and output an interrupt when a compare register (OCCP0 to OCCP3) value matches the counter value of the 16-bit free-run timer. • Output compare registers can operate as 4 independent channels. The output compare registers (OCCP0 to OCCP3) of each channel have interrupt request flags of their respective output pins. • Pin output can be inverted by using 2 channels of output compare registers (OCCP0 to OCCP3). • If the counter value of 16-bit free run timer = the output compare register (OCCP0 to OCCP3) (OCS0, OCS2 : ICP0 = “1”, ICP1 = “1”), the interrupt request should be generated. (OCS0, OCS2 : ICE0 = “1”, ICE1 = “1”) • The initial value for pin output of each channel can be set. • Input capture : 4 channels The input capture unit consists of the input capture data registers (IPCP0 to IPCP3) corresponding to external input pins (IN0 to IN3) and input capture control registers (ICS01, ICS23). The input capture unit can capture the counter value of the 16-bit free-run timer into the input capture data register (IPCP0 to IPCP3) to generated an interrupt request upon detection of the effective edge of the signal input through the external input. 16-bit free-run timer 16-bit Output Compare 16-bit Input Capture 8/16-bit PPG timer 16-bit PWC timer 1 channel 4 channels 4 channels 8-bit × 6 channels (16-bit × 3 channels) 1 channel |
Similar Part No. - MB90330A |
|
Similar Description - MB90330A |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |