![]() |
Electronic Components Datasheet Search |
|
S1D13706F00A Datasheet(PDF) 69 Page - Epson Company |
|
|
S1D13706F00A Datasheet(HTML) 69 Page - Epson Company |
69 / 94 page ![]() S1D13305 Series EPSON 63 Technical Manual 12.2. Supply Current during Display Memory Access The 24 address and data lines of the S1D13305 series cycle at one-third of the oscillator frequency, fOSC. The charge and discharge current on these pins, IVOP, is given by the equation below. When IVOP exceeds IOPR, it can be estimated by: IVOP ∝ C V f where C is the capacitance of the display memory bus, V is the operating voltage, and f is the operating frequency. If VOPR = 5.0V, f = 1.0 MHz, and the display memory bus capacitance is 1.0 pF per line: IVOP ≤ 120 µA / MHz × pF To reduce current flow during display memory accesses, it is important to use low-power memory, and to mini- mize both the number of devices and the parasitic capaci- tance. 13. OSCILLATOR CIRCUIT The S1D13305 series incorporates an oscillator circuit. A stable oscillator can be constructed simply by connecting an AT-cut crystal and two capacitors to XG and XD, as shown in the figure below. If the oscillator frequency is increased, CD and CG should be decreased proportion- ally. Note that the circuit board lines to XG and XD must be as short as possible to prevent wiring capacitance from changing the oscillator frequency or increasing the power consumption. Figure 52. Crystal oscillator S1D13305 series XD XG CD CG CD = 3 to 20 pF CG = 2 to 18 pF Load impedance = 700 Ω (max) 14. STATUS FLAG The S1D13305 series has a single bit status flag. D6: X line standby Figure 53. Status flag The D6 status flag is HIGH for the TC/R-C/R cycles at the end of each line where the S1D13305 series is not reading the display memory. The microprocessor may use this period to update display memory without affecting the display, however it is recommended that the display be turned off when refreshing the whole display. D7 D0 X D6 XXXXXXX: Don’t care Figure 54. C/R to TC/R time difference tm tTC/R LP XSCL tC/R CS A0 RD D6 (flag) 0 0 0 0: Period of retrace lines 1: Period of display DISPLAY MEMORY INTERFACE/OSCILLATOR CIRCUIT/STATUS FLAG |
Similar Part No. - S1D13706F00A |
|
Similar Description - S1D13706F00A |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |