CONFIDENTIAL
PRELIMINARY
CYNSE10512
CYNSE10256
CYNSE10128
Document #: 38-02069 Rev. *F
Page 38 of 153
5.4.15
Block Priority Register (BPR)
The BPR is only accessible when the device is in the Enhanced mode. There is one BPR for each block in the device. For each
Priority in the BPR, there is an alias address (Block Priority Register Address) which allows individual priorities to be updated.
Table 5-17 shows the BPR fields.
Table 5-17. Block Priority Register Description
Field
Range
(decimal)
Initial Value
(binary)
Description
PRIORITY3
[7:0]
0
Soft Priority #3. There are four Priority fields in each BPR. Each Priority represents the
priority of a sub-block located within the block associated with this register. Priority value
of 00 (hex) is highest and FF (hex) is lowest in priority.
The addresses in a block associated with each Soft Priority is as follows:
Entry Index 0 to 511: Priority0
Entry Index 512-1023: Priority1
Entry Index 1024-1535: Priority2
Entry Index 1536-2047: Priority3
PRIORITY2
[15:8]
0
Soft Priority #2. See Soft Priority #3 description.
PRIORITY1
[23:16]
0
Soft Priority #1. See Soft Priority #3 description.
PRIORITY0
[31:24]
0
Soft Priority #0. See Soft Priority #3 description.
[59:32]
Reserved.
V3
[60]
0
V #3. There are four V fields in each BPR. Each field represent the valid bit for a sub-block
within the block associated with this register. If this bit is set to 1 and the Soft Priority in
the CPR selected by the operation matches, the associated sub-block will participate in
the operation. If this bit is set to 0, the associated sub-block will not participate in a Search
operation.
V2
[61]
0
V #2. See V #3 description.
V1
[62]
0
V #1. See V #3 description.
V0
[63]
0
V #0. See V #3 description.
[71:64]
Reserved.
7
15
23
0
39
47
55
31
63
71
PRIORITY3
PRIORITY2
PRIORITY1
PRIORITY0
Figure 5-23. Block Priority Register
[+] Feedback
[+] Feedback
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
