![]() |
Electronic Components Datasheet Search |
|
SN74V3640 Datasheet(PDF) 3 Page - Texas Instruments |
|
|
SN74V3640 Datasheet(HTML) 3 Page - Texas Instruments |
3 / 50 page ![]() SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690 1024 × 36, 2048 × 36, 4096 × 36, 8192 × 36, 16384 × 36, 32768 × 36 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES SCAS668A – NOVEMBER 2001 – REVISED MARCH 2003 3 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 functional block diagram Write-Control Logic RAM Array 1024 × 36, 2048 × 36, 4096 × 36, 8192 × 36, 16384 × 36, 32768 × 36 Offset Register Input Register Flag Logic Read Pointer Read-Control Logic Output Register Write Pointer Control Logic Reset Logic BE IP MRS WEN WCLK D0–Dn ( ×36, ×18, or ×9) SEN HF PAE EF/OR PAF FF/IR Q0–Qn ( ×36, ×18, or ×9) OE REN RCLK 128 1 114 113 126 2 102 105 104 123 121 108 110 117 Bus Configuration IW BM OW 112 6 119 PRS 127 LD 125 FWFT/SI 124 PFM 109 FSEL0 118 FSEL1 115 RT 103 RM 107 description (continued) The frequencies of the RCLK and WCLK signals can vary from 0 to fMAX, with complete independence. There are no restrictions on the frequency of one clock input with respect to the other. There are two possible timing modes of operation with these devices: first-word fall-through (FWFT) mode and standard mode. In FWFT mode, the first word written to an empty FIFO is clocked directly to the data output lines after three transitions of the RCLK signal. REN need not be asserted for accessing the first word. However, subsequent words written to the FIFO do require a low on REN for access. The state of the FWFT/SI input during master reset determines the timing mode. For applications requiring more data-storage capacity than a single FIFO can provide, the FWFT timing mode permits depth expansion by chaining FIFOs in series (i.e., the data outputs of one FIFO are connected to the corresponding data inputs of the next). No external logic is required. In standard mode, the first word written to an empty FIFO does not appear on the data output lines unless a specific read operation is performed. A read operation, which consists of activating REN and enabling a rising RCLK edge, shifts the word from internal memory to the data output lines. |
Similar Part No. - SN74V3640 |
|
Similar Description - SN74V3640 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |