SN74V3640 datasheet(8/50 Pages) TI

Part #	SN74V3640

Description	1024 횞 36, 2048 횞 36, 4096 횞 36, 8192 횞 36, 16384 횞 36, 32768 횞 36 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES

Download	50 Pages

Scroll/Zoom	100%

Manufacturer	TI [Texas Instruments]

Direct Link	http://www.ti.com

Logo

8 / 50 page

SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690

1024

× 36, 2048 × 36, 4096 × 36, 8192 × 36, 16384 × 36, 32768 × 36

3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES

SCAS668A – NOVEMBER 2001 – REVISED MARCH 2003

8

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

partial reset (PRS)

A partial reset is accomplished when the PRS input is taken to a low state. As in the case of the master reset,

the internal read and write pointers are set to the first location of the RAM array, PAE goes low, PAF goes high,

and HF goes high.

Whichever mode is active at the time of partial reset remains selected (standard or FWFT mode). If standard

mode is active, FF goes high and EF goes low. If the FWFT mode is active, OR goes high and IR goes low.

Following partial reset, all values held in the offset registers remain unchanged. The programming method

(parallel or serial) active at the time of partial reset also is retained. The output register is initialized to all zeroes.

PRS is asynchronous.

A partial reset is useful for resetting the device during operation when reprogramming programmable-flag

offsets might not be convenient.

See Figure 6 for timing information.

retransmit (RT)

The retransmit operation allows previously read data to be accessed again. There are two modes of retransmit

operation: normal latency and zero latency. There are two stages to retransmit. The first stage is a setup

procedure that resets the read pointer to the first location of memory. The second stage is the actual retransmit,

which consists of reading out the memory contents, starting at the beginning of the memory.

Retransmit setup is initiated by holding RT low during a rising RCLK edge. REN and WEN must be high before

bringing RT low. When zero latency is utilized, REN need not be high before bringing RT low.

If standard mode is selected, the FIFO marks the beginning of the retransmit setup by setting EF low. The

change in level is noticeable only if EF was high before setup. During this period, the internal read pointer is

initialized to the first location of the RAM array.

When EF goes high, retransmit setup is complete and read operations can begin, starting with the first location

in memory. Because standard mode is selected, every word read, including the first word following retransmit

setup, requires a low on REN to enable the rising edge of RCLK.

See Figure 11 for timing information.

If FWFT mode is selected, the FIFO marks the beginning of the retransmit setup by setting OR high. During this

period, the internal read pointer is set to the first location of the RAM array.

When OR goes low, retransmit setup is complete. At the same time, the contents of the first location appear on

the outputs. Because FWFT mode is selected, the first word appears on the outputs and no low on REN is

necessary. Reading all subsequent words requires a low on REN to enable the rising edge of RCLK.

See Figure 12 for timing information.

In retransmit operation, zero-latency mode can be selected using the retransmit latency mode (RM) pin during

a master reset. This can be applied to the standard mode and the FWFT mode.

Similar Part No. - SN74V3640

Manufacturer	Part #	Datasheet	Description
Texas Instruments	SN74V215	555Kb / 40P	[Old version datasheet] 512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
	SN74V215	590Kb / 43P	[Old version datasheet] 512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
	SN74V215-10PAG	590Kb / 43P	[Old version datasheet] 512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
	SN74V215-10PAG	600Kb / 43P	[Old version datasheet] 512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
	SN74V215-15PAG	590Kb / 43P	[Old version datasheet] 512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES

More results

Similar Description - SN74V3640

Manufacturer	Part #	Datasheet	Description
Texas Instruments	SN74ALVC3651	383Kb / 26P	[Old version datasheet] 2048 횞 36 SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY
	SN74ACT3641	379Kb / 26P	[Old version datasheet] 1024 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
	SN54ACT3641	377Kb / 26P	[Old version datasheet] 1024 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
	SN74ACT3651	376Kb / 26P	[Old version datasheet] 2048 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
	SN74ACT3651	470Kb / 29P	[Old version datasheet] 2048 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
	SN74ACT3632	503Kb / 30P	[Old version datasheet] 512 횞 36 횞 2CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
	SN74V263	803Kb / 52P	[Old version datasheet] 8192 횞 18, 16384 횞 18, 32768 횞 18, 65536 횞 18 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
	SN74ACT3622	417Kb / 28P	[Old version datasheet] 256 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
	SN54ACT3632	383Kb / 25P	[Old version datasheet] 512 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
	SN74ABT3612	462Kb / 31P	[Old version datasheet] 64 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY

More results

SN74V3640 Datasheet(PDF) 8 Page - Texas Instruments

SN74V3640 Datasheet(HTML) 8 Page - Texas Instruments

Similar Part No. - SN74V3640

Similar Description - SN74V3640

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

Datasheet Download

Link URL