Electronic Components Datasheet Search |
|
SN74V3640 Datasheet(PDF) 42 Page - Texas Instruments |
|
SN74V3640 Datasheet(HTML) 42 Page - Texas Instruments |
42 / 50 page SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690 1024 × 36, 2048 × 36, 4096 × 36, 8192 × 36, 16384 × 36, 32768 × 36 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES SCAS668A – NOVEMBER 2001 – REVISED MARCH 2003 42 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 n + 1 Words in FIFO (see Note B) n + 2 Words in FIFO (see Note C) n Words in FIFO (see Note B) n + 1 Words in FIFO (see Note C) WCLK WEN PAE RCLK REN tCLKL tENS tENH tPAEA n Words in FIFO (see Note B) n + 1 Words in FIFO (see Note C) tENS tPAEA NOTES: A. n = PAE offset B. For standard mode C. For FWFT mode D. PAE is asserted low on RCLK transition and reset to high on WCLK transition. E. Select this mode by setting PFM low during master reset. tCLKH Figure 18. Asynchronous Programmable Almost-Empty Flag Timing (Standard and FWFT Modes) |
Similar Part No. - SN74V3640 |
|
Similar Description - SN74V3640 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |