Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

M58WR064T Datasheet(PDF) 31 Page - STMicroelectronics

Part # M58WR064T
Description  64 Mbit (4Mb x 16, Multiple Bank, Burst ) 1.8V Supply Flash Memory
Download  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M58WR064T Datasheet(HTML) 31 Page - STMicroelectronics

Back Button M58WR064T Datasheet HTML 27Page - STMicroelectronics M58WR064T Datasheet HTML 28Page - STMicroelectronics M58WR064T Datasheet HTML 29Page - STMicroelectronics M58WR064T Datasheet HTML 30Page - STMicroelectronics M58WR064T Datasheet HTML 31Page - STMicroelectronics M58WR064T Datasheet HTML 32Page - STMicroelectronics M58WR064T Datasheet HTML 33Page - STMicroelectronics M58WR064T Datasheet HTML 34Page - STMicroelectronics M58WR064T Datasheet HTML 35Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 81 page
background image
31/81
M58WR064T, M58WR064B
READ MODES
Read operations can be performed in two different
ways depending on the settings in the Configura-
tion Register. If the clock signal is ‘don’t care’ for
the data output, the read operation is Asynchro-
nous; if the data output is synchronized with clock,
the read operation is Synchronous.
The Read mode and data output format are deter-
mined by the Configuration Register. (See Config-
uration Register section for details). All banks
supports both asynchronous and synchronous
read operations. The Multiple Bank architecture
allows read operations in one bank, while write op-
erations are being executed in another (see Ta-
bles 11 and 12).
Asynchronous Read Mode
In Asynchronous Read operations the clock signal
is ‘don’t care’. The device outputs the data corre-
sponding to the address latched, that is the mem-
ory
array, Status
Register, Common
Flash
Interface or Electronic Signature depending on the
command issued. CR15 in the Configuration Reg-
ister must be set to ‘1’ for Asynchronous opera-
tions.
In Asynchronous Read mode a Page of data is in-
ternally read and stored in a Page Buffer. The
Page has a size of 4 Words and is addressed by
A0 and A1 address inputs. The address inputs A0
and A1 are not gated by Latch Enable in Asyn-
chronous Read mode.
The first read operation within the Page has a
longer access time (Tacc, Random access time),
subsequent reads within the same Page have
much shorter access times. If the Page changes
then the normal, longer timings apply again.
Asynchronous Read operations can be performed
in two different ways, Asynchronous Random Ac-
cess Read and Asynchronous Page Read. Only
Asynchronous Page Read takes full advantage of
the internal page storage so different timings are
applied.
See Table 20, Asynchronous Read AC Character-
istics, Figure 10, Asynchronous Random Access
Read AC Waveform and Figure 11, Asynchronous
Page Read AC Waveform for details.
Synchronous Burst Read Mode
In Synchronous Burst Read mode the data is out-
put in bursts synchronized with the clock. It is pos-
sible
to
perform
burst
reads
across
bank
boundaries.
Synchronous Burst Read mode can only be used
to read the memory array. For other read opera-
tions, such as Read Status Register, Read CFI
and Read Electronic Signature, Single Synchro-
nous Read or Asynchronous Random Access
Read must be used.
In Synchronous Burst Read mode the flow of the
data output depends on parameters that are con-
figured in the Configuration Register.
A burst sequence is started at the first clock edge
(rising or falling depending on Valid Clock Edge bit
CR6 in the Configuration Register) after the falling
edge of Latch Enable. Addresses are internally in-
cremented and after a delay of 2 to 5 clock cycles
(X latency bits CR13-CR11) the corresponding
data are output on each clock cycle.
The number of Words to be output during a Syn-
chronous Burst Read operation can be configured
as 4 or 8 Words or Continuous (Burst Length bits
CR2-CR0). The data can be configured to remain
valid for one or two clock cycles (Data Output Con-
figuration bit CR9).
The order of the data output can be modified
through the Burst Type and the Wrap Burst bits in
the Configuration Register. The burst sequence
may be configured to be sequential or interleaved
(CR7). The burst reads can be confined inside the
4 or 8 Word boundary (Wrap) or overcome the
boundary (No Wrap). If the starting address is
aligned to a 4 Word Page the wrapped configura-
tion has no impact on the output sequence. Inter-
leaved mode is not allowed in Continuous Burst
Read mode or with No Wrap sequences.
A WAIT signal may be asserted to indicate to the
system that an output delay will occur. This delay
will depend on the starting address of the burst se-
quence; the worst case delay will occur when the
sequence is crossing a 64 word boundary and the
starting address was at the end of a four word
boundary.
WAIT is asserted during X latency and the Wait
state and is only deasserted when output data are
valid. In Continuous Burst Read mode a Wait state
will occur when crossing the first 64 Word bound-
ary. If the burst starting address is aligned to a 4
Word Page, the Wait state will not occur.
The WAIT signal can be configured to be active
Low or active High (default) by setting CR10 in the
Configuration Register. The WAIT signal is mean-
ingful only in Synchronous Burst Read mode, in
other modes, WAIT is always asserted (except for
Read Array mode).
See Table 21, Synchronous Read AC Character-
istics and Figure 12, Synchronous Burst Read AC
Waveform for details.
Single Synchronous Read Mode
Single Synchronous Read operations are similar
to Synchronous Burst Read operations except that
only the first data output after the X latency is valid.
Other Configuration Register parameters have no
effect on Single Synchronous Read operations.


Similar Part No. - M58WR064T

ManufacturerPart #DatasheetDescription
logo
STMicroelectronics
M58WR064 STMICROELECTRONICS-M58WR064 Datasheet
1Mb / 82P
   64 Mbit 4Mb x 16, Multiple Bank, Burst 1.8V Supply Flash Memory
M58WR064E-ZBT STMICROELECTRONICS-M58WR064E-ZBT Datasheet
1Mb / 82P
   64 Mbit 4Mb x 16, Multiple Bank, Burst 1.8V Supply Flash Memory
M58WR064EB STMICROELECTRONICS-M58WR064EB Datasheet
1Mb / 82P
   64 Mbit 4Mb x 16, Multiple Bank, Burst 1.8V Supply Flash Memory
M58WR064EB10ZB6T STMICROELECTRONICS-M58WR064EB10ZB6T Datasheet
1Mb / 82P
   64 Mbit 4Mb x 16, Multiple Bank, Burst 1.8V Supply Flash Memory
M58WR064EB70ZB6T STMICROELECTRONICS-M58WR064EB70ZB6T Datasheet
1Mb / 82P
   64 Mbit 4Mb x 16, Multiple Bank, Burst 1.8V Supply Flash Memory
More results

Similar Description - M58WR064T

ManufacturerPart #DatasheetDescription
logo
STMicroelectronics
M58WR064ET STMICROELECTRONICS-M58WR064ET Datasheet
1Mb / 82P
   64 Mbit 4Mb x 16, Multiple Bank, Burst 1.8V Supply Flash Memory
M58WR064FT STMICROELECTRONICS-M58WR064FT Datasheet
573Kb / 87P
   64 Mbit (4Mb x16, Multiple Bank, Burst) 1.8V Supply Flash Memory
M58CR064C STMICROELECTRONICS-M58CR064C Datasheet
1,000Kb / 70P
   64 Mbit 4Mb x 16, Dual Bank, Burst 1.8V Supply Flash Memory
logo
Numonyx B.V
M58WR064HT NUMONYX-M58WR064HT Datasheet
1Mb / 111P
   64 Mbit (4Mb x16, Multiple Bank, Burst) 1.8V supply Flash memories
logo
STMicroelectronics
M58WR128ET STMICROELECTRONICS-M58WR128ET Datasheet
1Mb / 87P
   128 Mbit 8Mb x 16, Multiple Bank, Burst 1.8V Supply Flash Memory
M58WR032ET STMICROELECTRONICS-M58WR032ET Datasheet
558Kb / 81P
   32 Mbit (2Mb x 16, Multiple Bank, Burst) 1.8V Supply Flash Memory
M58WR032FT STMICROELECTRONICS-M58WR032FT Datasheet
1Mb / 86P
   32 Mbit (2Mb x 16, Multiple Bank, Burst) 1.8V Supply Flash Memory
logo
Numonyx B.V
M58WR064HU NUMONYX-M58WR064HU Datasheet
2Mb / 114P
   64 Mbit (4Mb x16, Mux I/O, Multiple Bank, Burst) 1.8V supply Flash memories
logo
STMicroelectronics
M58MR064C STMICROELECTRONICS-M58MR064C Datasheet
399Kb / 52P
   64 Mbit 4Mb x16, Mux I/O, Dual Bank, Burst 1.8V Supply Flash Memory
M58CR032C STMICROELECTRONICS-M58CR032C Datasheet
435Kb / 63P
   32 Mbit 2Mb x 16, Dual Bank, Burst 1.8V Supply Flash Memory
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com