![]() |
Electronic Components Datasheet Search |
|
MH32D72AKLA-10 Datasheet(PDF) 34 Page - Mitsubishi Electric Semiconductor |
|
|
MH32D72AKLA-10 Datasheet(HTML) 34 Page - Mitsubishi Electric Semiconductor |
34 / 38 page ![]() MITSUBISHI LSIs MITSUBISHI ELECTRIC MH32D72AKLA-10,-75 2,415,919,104-BIT (33,554,432-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module MIT-DS-0398-1.1 24.Nov.2000 Preliminary Spec. Some contents are subject to change without notice. 34 [Power DOWN] The purpose of CLK suspend is power down. CKE is synchronous input except during the self-refresh mode. A command at cy cle is ignored. From CKE=H to normal function, DLL recovery time is NOT required in the condition of the stable CLK op eration during the power down mode. /CLK CLK Power Down by CKE Command PRE CKE Command ACT CKE Standby Power Down Active Power Down NOP NOP Valid NOP NOP Valid tXPNR/ tXPRD |
Similar Part No. - MH32D72AKLA-10 |
|
Similar Description - MH32D72AKLA-10 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |