![]() |
Electronic Components Datasheet Search |
|
EP1C12F100I8ES Datasheet(PDF) 38 Page - Altera Corporation |
|
|
EP1C12F100I8ES Datasheet(HTML) 38 Page - Altera Corporation |
38 / 104 page ![]() 2–32 Altera Corporation Preliminary January 2007 Cyclone Device Handbook, Volume 1 Figure 2–24. I/O Clock Regions PLLs Cyclone PLLs provide general-purpose clocking with clock multiplication and phase shifting as well as outputs for differential I/O support. Cyclone devices contain two PLLs, except for the EP1C3 device, which contains one PLL. Column I/O Clock Region IO_CLK[5..0] Column I/O Clock Region IO_CLK[5..0] 6 6 I/O Clock Regions I/O Clock Regions 8 Global Clock Network Row I/O Regions Cyclone Logic Array 6 6 LAB Row Clocks labclk[5..0] LAB Row Clocks labclk[5..0] LAB Row Clocks labclk[5..0] LAB Row Clocks labclk[5..0] LAB Row Clocks labclk[5..0] LAB Row Clocks labclk[5..0] 6 6 6 6 |
Similar Part No. - EP1C12F100I8ES |
|
Similar Description - EP1C12F100I8ES |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |