![]() |
Electronic Components Datasheet Search |
|
EP1C12F100I8ES Datasheet(PDF) 33 Page - Altera Corporation |
|
|
EP1C12F100I8ES Datasheet(HTML) 33 Page - Altera Corporation |
33 / 104 page ![]() Altera Corporation 2–27 January 2007 Preliminary Embedded Memory Figure 2–19. Input/Output Clock Mode in Simple Dual-Port Mode Notes (1), (2) Notes to Figure 2–19: (1) All registers shown except the rden register have asynchronous clear ports. (2) Violating the setup or hold time on the address registers could corrupt the memory contents. This applies to both read and write operations. 6 D ENA Q D ENA Q D ENA Q D ENA Q D ENA Q data[ ] D ENA Q wraddress[ ] address[ ] Memory Block 256 ´ 16 512 ´ 8 1,024 ´ 4 2,048 ´ 2 4,096 ´ 1 Data In Read Address Write Address Write Enable Read Enable Data Out outclken inclken inclock outclock wren rden 6 LAB Row Clocks To MultiTrack Interconnect D ENA Q byteena[ ] Byte Enable Write Pulse Generator |
Similar Part No. - EP1C12F100I8ES |
|
Similar Description - EP1C12F100I8ES |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |