Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

EP1C12F100C6ES Datasheet(PDF) 41 Page - Altera Corporation

Part # EP1C12F100C6ES
Description  Cyclone FPGA Family Data Sheet
Download  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EP1C12F100C6ES Datasheet(HTML) 41 Page - Altera Corporation

Back Button EP1C12F100C6ES Datasheet HTML 37Page - Altera Corporation EP1C12F100C6ES Datasheet HTML 38Page - Altera Corporation EP1C12F100C6ES Datasheet HTML 39Page - Altera Corporation EP1C12F100C6ES Datasheet HTML 40Page - Altera Corporation EP1C12F100C6ES Datasheet HTML 41Page - Altera Corporation EP1C12F100C6ES Datasheet HTML 42Page - Altera Corporation EP1C12F100C6ES Datasheet HTML 43Page - Altera Corporation EP1C12F100C6ES Datasheet HTML 44Page - Altera Corporation EP1C12F100C6ES Datasheet HTML 45Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 104 page
background image
Altera Corporation
2–35
January 2007
Preliminary
Global Clock Network & Phase-Locked Loops
Clock Multiplication & Division
Cyclone PLLs provide clock synthesis for PLL output ports using
m/(n × post scale counter) scaling factors. The input clock is divided by
a pre-scale divider, n, and is then multiplied by the m feedback factor. The
control loop drives the VCO to match fIN × (m/n). Each output port has
a unique post-scale counter to divide down the high-frequency VCO. For
multiple PLL outputs with different frequencies, the VCO is set to the
least-common multiple of the output frequencies that meets its frequency
specifications. Then, the post-scale dividers scale down the output
frequency for each output port. For example, if the output frequencies
required from one PLL are 33 and 66 MHz, the VCO is set to 330 MHz (the
least-common multiple in the VCO's range).
Each PLL has one pre-scale divider, n, that can range in value from 1 to
32. Each PLL also has one multiply divider, m, that can range in value
from 2 to 32. Global clock outputs have two post scale G dividers for
global clock outputs, and external clock outputs have an E divider for
external clock output, both ranging from 1 to 32. The Quartus II software
automatically chooses the appropriate scaling factors according to the
input frequency, multiplication, and division values entered.
Dual-Purpose
Clock Pins
DPCLK0 (3)
v
DPCLK1 (3)
v
DPCLK2
v
DPCLK3
v
DPCLK4
v
DPCLK5 (3)
v
DPCLK6
v
DPCLK7
v
Notes to Table 2–7:
(1)
EP1C3 devices only have one PLL (PLL 1).
(2)
EP1C3 devices in the 100-pin TQFP package do not have dedicated clock pins
CLK1 and CLK3.
(3)
EP1C3 devices in the 100-pin TQFP package do not have the
DPCLK0, DPCLK1, or DPCLK5 pins.
Table 2–7. Global Clock Network Sources (Part 2 of 2)
Source
GCLK0
GCLK1
GCLK2
GCLK3
GCLK4
GCLK5
GCLK6
GCLK7


Similar Part No. - EP1C12F100C6ES

ManufacturerPart #DatasheetDescription
logo
Altera Corporation
EP1C12F100C6 ALTERA-EP1C12F100C6 Datasheet
1Mb / 94P
   Cyclone FPGA Family
More results

Similar Description - EP1C12F100C6ES

ManufacturerPart #DatasheetDescription
logo
Altera Corporation
EP1C12Q240C8N ALTERA-EP1C12Q240C8N Datasheet
1Mb / 106P
   Section I. Cyclone FPGA Family Data Sheet
EP1C12F256C8N ALTERA-EP1C12F256C8N Datasheet
1Mb / 106P
   Section I. Cyclone FPGA Family Data Sheet
EP1C20F ALTERA-EP1C20F Datasheet
1Mb / 106P
   Cyclone FPGA Family
EP1C20F400 ALTERA-EP1C20F400 Datasheet
1Mb / 94P
   Cyclone FPGA Family
EP4CE115F29I7N ALTERA-EP4CE115F29I7N Datasheet
372Kb / 14P
   Cyclone IV FPGA Device Family
EP4CE10E22C8N ALTERA-EP4CE10E22C8N Datasheet
498Kb / 14P
   Cyclone IV FPGA Device Family Overview
EP4CE6E22I7N ALTERA-EP4CE6E22I7N Datasheet
498Kb / 14P
   Cyclone IV FPGA Device Family Overview
EP4CE6E22C8 ALTERA-EP4CE6E22C8 Datasheet
498Kb / 14P
   Cyclone IV FPGA Device Family Overview
EP4CE55F29I7 ALTERA-EP4CE55F29I7 Datasheet
372Kb / 14P
   Cyclone IV FPGA Device Family Overview
logo
Xilinx, Inc
XC3SD3400A-5FG676C XILINX-XC3SD3400A-5FG676C Datasheet
2Mb / 101P
   Spartan-3A DSP FPGA Family Data Sheet
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com