![]() |
Electronic Components Datasheet Search |
|
EP1C12F100C6ES Datasheet(PDF) 83 Page - Altera Corporation |
|
|
EP1C12F100C6ES Datasheet(HTML) 83 Page - Altera Corporation |
83 / 104 page ![]() Altera Corporation 4–13 January 2007 Preliminary Timing Model Figure 4–1 shows the memory waveforms for the M4K timing parameters shown in Table 4–23. Figure 4–1. Dual-Port RAM Timing Microparameter Waveform Table 4–24. Routing Delay Internal Timing Microparameter Descriptions Symbol Parameter tR4 Delay for an R4 line with average loading; covers a distance of four LAB columns tC4 Delay for an C4 line with average loading; covers a distance of four LAB rows tLOCAL Local interconnect delay wrclock wren wraddress data-in reg_data-out an-1 an a0 a1 a2 a3 a4 a5 din-1 din din4 din5 rdclock a6 din6 unreg_data-out rden rdaddress bn b0 b1 b2 b3 doutn-2 doutn-1 doutn doutn-1 doutn dout0 tWERESU tWEREH tDATACO1 tDATACO2 tDATASU tDATAH tWEREH tWERESU tWADDRSU tWADDRH dout0 tRC |
Similar Part No. - EP1C12F100C6ES |
|
Similar Description - EP1C12F100C6ES |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |